DS90CR216MTD National Semiconductor, DS90CR216MTD Datasheet

no-image

DS90CR216MTD

Manufacturer Part Number
DS90CR216MTD
Description
Receiver IC
Manufacturer
National Semiconductor
Datasheet

Specifications of DS90CR216MTD

Driver Case Style
TSSOP
No. Of Pins
48
Mounting Type
Surface Mount
Peak Reflow Compatible (260 C)
No
Supply Voltage
3.3V
Supply Voltage Max
3.3V
Leaded Process Compatible
No
Supply Current
55µA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS90CR216MTD
Manufacturer:
NS
Quantity:
5 510
Company:
Part Number:
DS90CR216MTD
Quantity:
123
Part Number:
DS90CR216MTD/NOPB
Manufacturer:
STM
Quantity:
9 000
Part Number:
DS90CR216MTDX
Manufacturer:
NS/国半
Quantity:
20 000
© 2005 National Semiconductor Corporation
DS90CR215/DS90CR216
+3.3V Rising Edge Data Strobe LVDS 21-Bit Channel
Link - 66 MHz
General Description
The DS90CR215 transmitter converts 21 bits of CMOS/TTL
data into three LVDS (Low Voltage Differential Signaling)
data streams. A phase-locked transmit clock is transmitted in
parallel with the data streams over a fourth LVDS link. Every
cycle of the transmit clock 21 bits of input data are sampled
and transmitted. The DS90CR216 receiver converts the
LVDS data streams back into 21 bits of CMOS/TTL data. At
a transmit clock frequency of 66 MHz, 21 bits of TTL data are
transmitted at a rate of 462 Mbps per LVDS data channel.
Using a 66 MHz clock, the data throughput is 1.386 Gbit/s
(173 Mbytes/s).
The multiplexing of the data lines provides a substantial
cable reduction. Long distance parallel single-ended buses
typically require a ground wire per active signal (and have
very limited noise rejection capability). Thus, for a 21-bit wide
data and one clock, up to 44 conductors are required. With
the Channel Link chipset as few as 9 conductors (3 data
pairs, 1 clock pair and a minimum of one ground) are
needed. This provides a 80% reduction in required cable
width, which provides a system cost savings, reduces con-
nector physical size and cost, and reduces shielding require-
ments due to the cables’ smaller form factor.
Block Diagrams
TRI-STATE
®
is a registered trademark of National Semiconductor Corporation.
See NS Package Number MTD48
Order Number DS90CR215MTD
DS90CR215
DS012909
01290901
The 21 CMOS/TTL inputs can support a variety of signal
combinations. For example, five 4-bit nibbles plus 1 control,
or two 9-bit (byte + parity) and 3 control.
Features
n Single +3.3V supply
n Chipset (Tx + Rx) power consumption
n Power-down mode (
n Up to 173 Megabytes/sec bandwidth
n Up to 1.386 Gbps data throughput
n Narrow bus reduces cable size
n 290 mV swing LVDS devices for low EMI
n +1V common mode range (around +1.2V)
n PLL requires no external components
n Low profile 48-lead TSSOP package
n Rising edge data strobe
n Compatible with TIA/EIA-644 LVDS standard
n ESD Rating
n Operating Temperature: −40˚C to +85˚C
See NS Package Number MTD48
Order Number DS90CR216MTD
>
7 kV
<
DS90CR216
0.5 mW total)
<
250 mW (typ)
www.national.com
August 2005
01290927

Related parts for DS90CR216MTD

DS90CR216MTD Summary of contents

Page 1

... PLL requires no external components n Low profile 48-lead TSSOP package n Rising edge data strobe n Compatible with TIA/EIA-644 LVDS standard > n ESD Rating n Operating Temperature: −40˚C to +85˚C 01290901 Order Number DS90CR216MTD See NS Package Number MTD48 DS012909 August 2005 < 250 mW (typ) < 0.5 mW total) ...

Page 2

Connection Diagrams DS90CR215 Typical Application www.national.com 01290921 2 01290922 DS90CR216 01290923 ...

Page 3

... Absolute Maximum Ratings If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage ( CMOS/TTL Input Voltage −0. CMOS/TTL Output Voltage −0. LVDS Receiver Input Voltage −0. LVDS Driver Output Voltage −0. LVDS Output Short ...

Page 4

Electrical Characteristics Over recommended operating supply and temperature ranges unless otherwise specified Symbol Parameter TRANSMITTER SUPPLY CURRENT I Transmitter Supply Current Worst CCTW Case (with Loads) I Transmitter Supply Current Power CCTZ Down RECEIVER SUPPLY CURRENT I Receiver Supply Current ...

Page 5

Transmitter Switching Characteristics Over recommended operating supply and −40˚C to +85˚C ranges unless otherwise specified Symbol Parameter TPPos3 Transmitter Output Pulse Position for Bit3 TPPos4 Transmitter Output Pulse Position for Bit4 TPPos5 Transmitter Output Pulse Position for Bit5 TPPos6 Transmitter ...

Page 6

Receiver Switching Characteristics Over recommended operating supply and −40˚C to +85˚C ranges unless otherwise specified Symbol RSRC RxOUT Setup to RxCLK OUT (Figure 7) RHRC RxOUT Hold to RxCLK OUT (Figure 7) RCCD RxCLK IN to RxCLK OUT Delay (Figure ...

Page 7

AC Timing Diagrams (Continued) FIGURE 3. DS90CR216 (Receiver) CMOS/TTL Output Load and Transition Times FIGURE 4. D590CR215 (Transmitter) Input Clock Transition Time Note 8: Measurements DIFF Note 9: TCCS measured between earliest and latest LVDS edges ...

Page 8

AC Timing Diagrams FIGURE 6. D590CR215 (Transmitter) Setup/Hold and High/Low Times FIGURE 7. D590CR216 (Receiver) Setup/Hold and High/Low Times FIGURE 8. DS90CR215 (Transmitter) Clock In to Clock Out Delay FIGURE 9. D590CR216 (Receiver) Clock In to Clock Out Delay www.national.com ...

Page 9

AC Timing Diagrams (Continued) FIGURE 10. DS90CR215 (Transmitter) Phase Lock Loop Set Time FIGURE 11. DS9OCR216 (Receiver) Phase Lock Loop Set Time FIGURE 12. Seven Bits of LVDS in Once Clock Cycle 01290914 01290915 9 01290913 www.national.com ...

Page 10

AC Timing Diagrams FIGURE 13. 21 Parallel TTL Data Inputs Mapped to LVDS Outputs (DS90CR215) www.national.com (Continued) FIGURE 14. Transmitter Powerdown Delay FIGURE 15. Receiver Powerdown Delay 10 01290916 01290917 01290918 ...

Page 11

AC Timing Diagrams (Continued) FIGURE 16. Transmitter LVDS Output Pulse Position Measurement 11 01290919 www.national.com ...

Page 12

AC Timing Diagrams www.national.com (Continued) FIGURE 17. Receiver LVDS Input Strobe Position 12 01290928 ...

Page 13

AC Timing Diagrams C — Setup and Hold Time (Internal data sampling window) defined by Rspos (receiver input strobe position) min and max Tppos — Transmitter output pulse position (min and max) RSKM ≥ Cable Skew (type, length) + Source ...

Page 14

Applications Information DS90CR216 Pin Descriptions — Channel Link Receiver (Continued) Pin Name I/O No. RxCLK OUT O 1 TTL level clock output. The rising edge acts as data strobe. Pin name RxCLK OUT. PWR DWN I 1 TTL level input. ...

Page 15

Applications Information selected to match the differential mode characteristic imped- ance (90Ω to 120Ω typical) of the cable. Figure 19 shows an example. No additional pull-up or pull-down resistors are necessary as with some other differential technologies such DECOUPLING CAPACITORS ...

Page 16

Applications Information FIGURE 21. Single-Ended and Differential Waveforms www.national.com (Continued) 16 01290926 ...

Page 17

... Physical Dimensions inches (millimeters) unless otherwise noted Order Number DS90CR215MTD or DS90CR216MTD National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications. ...

Related keywords