CYII4SC6600AB-QDC Cypress Semiconductor Corp, CYII4SC6600AB-QDC Datasheet

Page 1

... Machine vision ■ Biometry ■ Document Scanning ■ Cypress Semiconductor Corporation Document Number: 001-02366 Rev. *G 6.6 MP CMOS Image Sensor Description The IBIS4-6600 is a solid-state CMOS image sensor that integrates complete analog image acquisition, and a digitizer and digital signal processing system on a single chip. This image sensor has a resolution of 6 ...

Page 2

Ordering Information Marketing Part Number CYII4SM6600AB-QDC Mono with Glass CYII4SM6600AB-QWC Mono without Glass CYII4SE6600AB-QDC Color micro lens with Glass CYII4SE6600AB-QFCH Color micro lens with IR Coating, High Grade CYII4SM6600-EVAL Mono Demo Kit CYII4SC6600-EVAL Color Demo Kit Specifications General Specifications Parameter ...

Page 3

Spectral Response Curve 0.14 QE 30% 0.12 0.1 0.08 0.06 0.04 0.02 0 400 500 Figure 2 shows the characteristics of the spectral response. The curve is measured directly on the pixels. It includes the effects of nonsensitive areas in ...

Page 4

Electro Voltaic Response Curve 0.7 0.6 0.5 0.4 0.3 0.2 0 5000 Figure 3 shows the pixel response curve in linear response mode. This curve is the relation between the electrons detected in the pixel and the output ...

Page 5

Electrical Specifications Absolute Maximum Ratings Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Stresses beyond those listed under Table 2 may cause permanent damage to the device. These are stress ratings only ...

Page 6

Sensor Architecture and Operation Floor Plan P ixel (0,0) clk_x addres s able x-s hift regis ter + s ub-s ampling s ync_x Dig. logic Figure 4 shows the architecture of the designed image sensor. It consists of the pixel ...

Page 7

Pixel Architecture The pixel architecture is the classic three-transistor pixel, as shown in Figure 5 The pixel is implemented using the high fill factor technique patented by FillFactory (US patent No. 6,225,670 and others). Figure 5. 3T Pixel Architecture Vdd ...

Page 8

Dark and Dummy Pixels Figure 9 shows a plan of the pixel array. The sensor is designed in portrait orientation. A ring of dummy pixels surrounds the ...

Page 9

Pixel Rate The pixel rate for this sensor is high enough to support a frame rate greater than 75 Hz for a window size of 640 x 480 pixels (VGA format), and 23 pixels over scan in both directions. Taking ...

Page 10

Stage 1: Offset, FPN Correction, and Multiplexing In the first stage, the signals from the buses are subtracted and the offset from the DACs is added. After a system reset, the analog multiplexer is configured for two outputs (see the ...

Page 11

Assume that V is the voltage that depends on the bit values that are applied to the DAC and ranges from: outfull bit values outfull Externally, the output range of DAC_raw can be changed by connecting ...

Page 12

Sub Sample Modes To increase the frame rate for lower resolution and regions of interest, several sub sampling modes are implemented. The possible sub sample modes are listed in Table programmed in the IMAGE_CORE register (refer page 17). To preserve ...

Page 13

E D Table 8. Frame Rate vs. Sub Sample Mode Mode Ratio A 1:1 B 1:4 C 1:9 D 1:16 63.2 1:36 VGA (p) VGA ( VGA (l) VGA( Figure 15 on page 14 shows the ...

Page 14

Figure 15. Pixel Readout in Various Subsample Modes ...

Page 15

Electronic Shutter An electronic shutter similar to a rolling curtain is implemented on-chip. As shown in shift register points to the row that is currently being read out. The other shift register points to the row that is currently being ...

Page 16

High Dynamic Range Modes Double Slope Integration The IBIS4-6600 has a feature called double slope integration to increase the optical dynamic range of the sensor. The pixel response can be extended over a larger range of light intensities by using ...

Page 17

Table 9. NDR: Advantages and Disadvantages Advantages Low Noise, because it is true CDS. In the order below. System memory required to record the reset level and the High Sensitivity, because the conversion capacitance is kept ...

Page 18

Table 10. List of Internal Registers (continued) Register Bit Name 2 (0010) 11:0 NROF_LINES 3 (0011) 11:0 INT_TIME 4 (0100) 7:0 DELAY 0:3 DELAY_PIX_VALID 4:7 DELAY_EOL/EOF 5 (0101) 6:0 X_REG 6 (0110) 7:0 Y_REG 7 (0111) 7:0 IMAGE CORE register ...

Page 19

Table 10. List of Internal Registers (continued) Register Bit Name 12 (1100) 10:0 ADC register 0 STANDBY_1 1 STANDBY_2 2 ONE 3 SWITCH 4 EXT_CLK 5 TRISTATE 6:8 DELAY_CLK_ADC 9 GAMMA 10 BITINVERT 13 (1101) Reserved 14 (1110) Reserved 15 ...

Page 20

Reset_black (Bit 3) If RESET_BLACK is set to 1, each line is reset before it is read out (except for the row that is read out by the right pointer in NDR Mode 2). This may be useful to ...

Page 21

Sync of left shift-register Treg_int: Difference between left and right pointer = integration counter until value "n" of INT_TIME register is reached = INT_TIME register In case of NDR = 0, the actual integration time Tint is given by TintL: ...

Page 22

AMPLIFIER Register a. Gain (Bits 0:3) The gain bits determine the gain setting of the output amplifier. They are effective only if UNITY = 0. The gains and corresponding bit setting are given in Table 4 b. Unity (Bit 4) ...

Page 23

Serial to Parallel Interface To upload the sequencer registers, a dedicated serial to parallel interface (SPI) is implemented. 16 bits (4 address bits + 12 data bits) must be uploaded serially. The address must be uploaded first (MSB first), then ...

Page 24

Basic Frame and Line Timing The basic frame and line timing of the IBIS4-6600 sensor is shown in The pulse width of Y_CLOCK must be a minimum of one clock cycle and three clock cycles for Y_START. As long as ...

Page 25

Pixel Output Timing Using Two Analog Outputs Figure 24. Pixel Output Timing using Two Analog Outputs The pixel signal at the OUT1 (OUT2) output becomes valid after four SYS_CLOCK cycles when the internal X_SYNC (equal to start of PIXEL_VALID output) ...

Page 26

ADC Timing Two Analog Outputs Figure 26 shows the timing of the ADC using two analog outputs. Internally, the ADCs sample on the falling edge of the ADC_CLOCK (in case of internal clock, the clock is half the SYS_CLOCK). T1: ...

Page 27

Pin Information The following table lists all the pins and their functions. There are a total of 68 pins. All pins with the same name can be connected together. Table 15. Pin List Pin Pin Name Pin Type 1 CMD_COL_CTU ...

Page 28

Table 15. Pin List (continued) Pin Pin Name Pin Type 29 V Power DDA 30 REG_CLOCK Input 31 SYS_CLOCK Input 32 SYS_RESET Input 33 Y_CLK Input 34 Y_START Input 35 GNDD_ADC Power 36 VDDD_ADC Power 37 GNDA_ADC Power 38 VDDA_ADC ...

Page 29

Table 15. Pin List (continued) Pin Pin Name Pin Type 64 BS_RESET Input 65 BS_CLOCK Input 66 BS_DIN Input 67 BS_BUS Output 68 CMD_DEC Input Note on Power On Behavior At power on, the chip undefined state. ...

Page 30

Package Information Figure 28. 68 Pin LCC Packaging Outline (001-05458 GLASS 43 44 Document Number: 001-02366 Rev IBIS4-6600 CYII4SM6600AB PART NO. ...

Page 31

Figure 29. 84 Pin JLCC Packaging Outline (001-05462) Document Number: 001-02366 Rev. *G IBIS4-6600 CYII4SM6600AB 001-05462 *A Page [+] Feedback ...

Page 32

Glass Lid Specifications Monochrome Sensor A D263 glass is used as protection glass lid on top of the IBIS4-6600 monochrome sensors. The refraction index of the D263 glass lid is 1.52. Figure 30 shows the transmission characteristics of the D263 ...

Page 33

Figure 31. Reflow Soldering Temperature Profile RoHS (Pb-Free) Compliance This section reports the use of Hazardous chemical substances as required by the RoHS Directive (excluding packing material). Table 17. The Chemical Substances and Information about Any Intentional Content Chemical Substance ...

Page 34

... Cypress against all charges. Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement ...