LAN9215I-MT SMSC, LAN9215I-MT Datasheet - Page 15

Ethernet ICs Indust Hi Efficient Single-Chip

LAN9215I-MT

Manufacturer Part Number
LAN9215I-MT
Description
Ethernet ICs Indust Hi Efficient Single-Chip
Manufacturer
SMSC
Type
Single Chip MAC and PHY Controllerr
Datasheet

Specifications of LAN9215I-MT

Ethernet Connection Type
10 Base-T, 100 Base-TX
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Product
Ethernet Controllers
Number Of Transceivers
1
Standard Supported
802.3, 802.3u
Data Rate
10 Mbps, 100 Mbps
Supply Voltage (max)
5 V
Supply Voltage (min)
3.3 V
Supply Current (max)
69 mA
Maximum Operating Temperature
+ 85 C
Package / Case
TQFP-100
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9215I-MT
Manufacturer:
XILINX
Quantity:
450
Part Number:
LAN9215I-MT
Manufacturer:
Standard
Quantity:
6 176
Part Number:
LAN9215I-MT
Manufacturer:
SMSC32
Quantity:
51
16-bit Non-PCI 10/100 Ethernet Controller with HP Auto-MDIX and Industrial Temperature Support
Datasheet
SMSC LAN9215i
2.1
SPEED_SEL
Host Address
PHY External Bias
Read Strobe
Write Strobe
FIFO Select
Chip Select
Host Data
Interrupt
Request
NAME
Resistor
0
1
NAME
TPO+
TPO-
TPI+
TPI-
Pin List
FIFO_SEL
SYMBOL
D[15:0]
A[7:1]
100Mbps
nWR
nRD
nCS
10Mbps
IRQ
SPEED
SYMBOL
EXRES1
TPO+
TPO-
TPI+
TPI-
BUFFER
O8/OD8
Table 2.1 Host Bus Interface Signals
Table 2.2 Default Ethernet Settings
TYPE
I/O8
Table 2.3 LAN Interface Signals
IS
IS
IS
IS
IS
BUFFER
TYPE
AO
AO
AI
AI
AI
DEFAULT ETHERNET SETTINGS
DATASHEET
PINS
16
#
7
1
1
1
1
1
Half-Duplex
Half-Duplex
DUPLEX
PINS
NUM
15
1
1
1
1
1
Bi-directional data port.
7-bit Address Port. Used to select Internal CSR’s and
TX and RX FIFOs.
Active low strobe to indicate a read cycle.
Active low strobe to indicate a write cycle. This signal,
qualified with nCS, is also used to wakeup the
LAN9215i when it is in a reduced power state.
Active low signal used to qualify read and write
operations. This signal qualified with nWR is also used
to wakeup the LAN9215i when it is in a reduced power
state.
Programmable Interrupt request. Programmable
polarity, source and buffer types.
When driven high all accesses to the LAN9215i are to
the RX or TX Data FIFOs. In this mode, the A[7:3]
upper address inputs are ignored.
Transmit Positive Output (normal)
Receive Positive Input (reversed)
Transmit Negative Output (normal)
Receive Negative Input (reversed)
Receive Positive Input (normal)
Transmit Positive Input (reversed)
Receive Negative Input (normal)
Transmit Negative Output (reversed)
Must be connected to ground through a 12.4K
ohm 1% resistor.
DESCRIPTION
DESCRIPTION
AUTO NEG.
Disabled
Enabled
Revision 2.7 (03-15-10)

Related parts for LAN9215I-MT