XC3S700AN-4FG484C Xilinx Inc, XC3S700AN-4FG484C Datasheet - Page 37

no-image

XC3S700AN-4FG484C

Manufacturer Part Number
XC3S700AN-4FG484C
Description
FPGA Spartan®-3AN Family 700K Gates 13248 Cells 667MHz 90nm Technology 1.2V 484-Pin FBGA
Manufacturer
Xilinx Inc
Datasheet

Specifications of XC3S700AN-4FG484C

Package
484FBGA
Family Name
Spartan®-3AN
Device Logic Units
13248
Device System Gates
700000
Maximum Internal Frequency
667 MHz
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
372
Ram Bits
368640

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S700AN-4FG484C
Manufacturer:
XilinxInc
Quantity:
3 000
Part Number:
XC3S700AN-4FG484C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S700AN-4FG484C
Manufacturer:
XILINX
0
Part Number:
XC3S700AN-4FG484C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Company:
Part Number:
XC3S700AN-4FG484C
Quantity:
60
Company:
Part Number:
XC3S700AN-4FG484C
Quantity:
9
Three-State Output Propagation Times
Table 28: Timing for the IOB Three-State Path
DS557 (v4.1) April 1, 2011
Product Specification
Notes:
1.
2.
Synchronous Output Enable/Disable Times
T
T
Asynchronous Output Enable/Disable Times
T
Set/Reset Times
T
T
IOCKHZ
IOCKON
GTS
IOSRHZ
IOSRON
Symbol
The numbers in this table are tested using the methodology presented in
Table 10
This time requires adjustment whenever a signal standard other than LVCMOS25 with 12 mA drive and Fast slew rate is assigned to the
data Output. When this is true, add the appropriate Output adjustment from
(2)
(2)
and
Time from the active transition at the OTCLK
input of the Three-state Flip-Flop (TFF) to when
the Output pin enters the high-impedance state
Time from the active transition at TFF’s OTCLK
input to when the Output pin drives valid data
Time from asserting the Global Three State
(GTS) input on the STARTUP_SPARTAN3A
primitive to when the Output pin enters the
high-impedance state
Time from asserting TFF’s SR input to when the
Output pin enters a high-impedance state
Time from asserting TFF’s SR input at TFF to
when the Output pin drives valid data
Table
13.
Description
www.xilinx.com
Spartan-3AN FPGA Family: DC and Switching Characteristics
LVCMOS25, 12 mA
output drive, Fast slew
rate
LVCMOS25, 12 mA
output drive, Fast slew
rate
LVCMOS25, 12 mA
output drive, Fast slew
rate
Conditions
Table 30
Table
29.
and are based on the operating conditions set forth in
Device
All
All
All
All
All
Speed Grade
Max
0.63
2.80
9.47
1.61
3.57
-5
10.36
Max
0.76
3.06
1.86
3.82
-4
Units
ns
ns
ns
ns
ns
37

Related parts for XC3S700AN-4FG484C