XRT7295ATIW Exar Corporation, XRT7295ATIW Datasheet

no-image

XRT7295ATIW

Manufacturer Part Number
XRT7295ATIW
Description
DS3/SONET STS-1 Line Receiver
Manufacturer
Exar Corporation
Datasheet

Specifications of XRT7295ATIW

Lead Free Status / RoHS Status
Contains lead / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XRT7295ATIW-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
FEATURES
D Fully Integrated Receive Interface for DS3 and
D Integrated Equalization (Optional) and Timing
D Loss-of-Signal and Loss-of-Lock Alarms
D Variable Input Sensitivity Control
D 5V Power Supply
D Pin Compatible with XRT7295AE and XRT7295AC
D Companion Device to T7296 Transmitter
GENERAL DESCRIPTION
The XRT7295AT DS3/SONET STS-1 integrated line
receiver is a fully integrated receive interface that
terminates a bipolar DS3 (44.736Mbps) or Sonet STS-1
(51.84Mbps) signal transmitted over coaxial cable. (See
Figure 13).
The device also provides the functions of receive
equalization (optional), automatic-gain control (AGC),
clock-recovery and data retiming, loss-of-signal and
loss-of-frequency-lock detection.
interface is dual-rail, with received positive and negative
1s appearing as unipolar digital signals on separate
output leads. The on-chip equalizer is designed for cable
distances of 0 to 450ft. from the cross-connect frame to
the device.
sensitivity control, providing three different sensitivity
ORDERING INFORMATION
STS-1 Rate Signals
Recovery
Rev. 1.20
E2000
EXAR Corporation, 48720 Kato Road, Fremont, CA 94538 z (510) 668-7000 z FAX (510) 668-7017
The receive input has a variable input
XRT7295ATIW
Part No.
The digital system
20 Lead 300 Mil JEDEC SOJ
Package
APPLICATIONS
D Interface to DS-3 Networks
D Digital Cross-Connect Systems
D CSU/DSU Equipment
D PCM Test Equipment
D Fiber Optic Terminals
settings, to adapt longer cables. High input sensitivity
allows for significant amounts of flat loss within the
system. Figure 1 shows the block diagram of the device.
The XRT7295AT device is manufactured using linear
CMOS technology. The XRT7295AT is available in a
20-pin plastic SOJ package for surface mounting.
Two versions of the chip are available, one is for either
DS3 or STS-1 operation (the XRT7295AT, this data
sheet), and the other is for E3 operation (the XRT7295AE,
refer to the XRT7295AE data sheet). Both versions are
pin compatible.
For either DS3 or STS-1, an input reference clock at
44.736MHz or 51.84MHz provides the frequency
reference for the device.
Temperature Range
Integrated Line Receiver
-40°C to + 85°C
Operating
DS3/Sonet STS-1
December 2000-2

Related parts for XRT7295ATIW

XRT7295ATIW Summary of contents

Page 1

... The receive input has a variable input sensitivity control, providing three different sensitivity ORDERING INFORMATION Part No. XRT7295ATIW Rev. 1.20 E2000 EXAR Corporation, 48720 Kato Road, Fremont, CA 94538 z (510) 668-7000 z FAX (510) 668-7017 APPLICATIONS D Interface to DS-3 Networks ...

Page 2

BLOCK DIAGRAM REQB 18 Gain & 2 Attenuator Equalizer R IN Detector 19 AGC LOSTHR Analog Equalizer LOS Tuning Ckt. Rev.1.20 LPF1 LPF2 V Phase Slicers Detector Peak Frequency Phase Aquisition Circuit ICT TMC1 TMC2 ...

Page 3

PIN CONFIGURATION PIN DESCRIPTION Pin # Symbol Type Description 1 GNDA Analog Ground Receive Input. Analog receive input. This pin is internally biased at about 1.5V in series IN with 50 kW. 3,6 TMC1-TMC2 I Test Mode ...

Page 4

ELECTRICAL CHARACTERISTICS Test Conditions -40°C to +85° Typical Values are for V = 5.0 V, 25°C, and Random Data. Maximum Values are for V DD Symbol Parameter Electrical Characteristics I Power Supply Current DD DS3 STS--1 ...

Page 5

System A XR-T7296 Transmitter SYSTEM DESCRIPTION Receive Path Configurations In the receive signal path (see Figure 1), the internal equalizer can be included by setting REQB = 0 or bypassed by setting REQB = 1. The equalizer bypass option allows ...

Page 6

CASE CASE 2: 0-450 ft Figure 3. Receiver Configurations Rev.1.20 0 REQB 0.01mF LPF1 LPF2 XRT7295AT Existing Off-chip Networks 0.01mF Fixed 225 ft. R Equalizer LBO 75 Closed ...

Page 7

DS3 SIGNAL REQUIREMENTS AT THE DSX Pulse characteristics are specified at the DSX-3, which is an interconnection and test point referred to as the cross-connect (see Figure 2.) The cross-connect exists at the point where the transmitted signal reaches the ...

Page 8

Time Slots - Normalized To Peak Location Figure 4. DSX-3 Isolated Pulse Template for ACCUNET T45 Standards Lower Curve Time T± -0.36 0.5 (1+sin {p/2} [1+T/0.18]) -0.36 ± T±+0.28 0.11e 0.28 ± T ...

Page 9

STS-1 SIGNAL REQUIREMENTS AT THE STSX For STS-1 operation, the cross-connect is referred at the STSX-1. Table 4 lists the signal requirements at the STSX-1. Instead of the DS3 isolated pulse template, an eye diagram mask is specified for STS-1 ...

Page 10

OUTPUT JITTER The total jitter appearing on the RCLK output during normal operation consists of two components. First, some jitter appears on RCLK because of jitter on the incoming signal. (The next section discusses the jitter transfer characteristic, which describes ...

Page 11

JITTER ACCOMMODATION Under all allowable operating conditions, the jitter accommodation of the XRT7295AT device exceeds all system requirements for error-free -9 (BER<1E ). The typical ( 25°C, DSX-3 DD nominal signal level) jitter accommodation for the ...

Page 12

A high RLOL output indicates that the acquisition circuit is working to bring the PLL into proper frequency lock. RLOL remains high until frequency lock has occurred; however, the minimum RLOL pulse width is 32 clock cycles. PHASE HITS In ...

Page 13

Data Rate REQB DS3 0 1 STS Notes - Lower threshold is 1.5 dB below upper threshold. - The RLOS alarm is an indication of the absence of an input signal, not a bit error rate indication (independent ...

Page 14

TIMING CHARACTERISTICS Test Conditions: All Timing Characteristics are Measrured with 10pF Loading, -40°C ± ±10% Symbol Parameter tRCH1RCH2 Clock Rise Time (10% - 90%) tRCL2RCL1 Clock Fall Time (10% - 90%) tRCHRDV Receive Propagation Delay Clock Duty Cycle ...

Page 15

C4 0.1mF GNDA XRT7295AT Shield Bead GNDD GNDC 0.1mF +5V C6 Notes 1 Recommended shield beads are the Fair-Rite 2643000101 or the Fair-Rite 2743019446 (surface mount). Figure 12. Recommended Power Supply ...

Page 16

OUTPUTS RECEIVER MONITOR SW DIP-4 RLOS RLOL XRT7295AT INPUT LOSTHR SIGNAL 8 REQB RLOL ICT RLOS RCLK RNDATA R IN RPDATA 16 0.01mF R2 75 EXTERNAL TMC1 CLOCK B2 TMC2 13 EXCLK ...

Page 17

LEAD SMALL OUTLINE J LEAD 20 1 Seating Plane e SYMBOL Note: The control dimension is the inch column Rev.1.20 (300 MIL JEDEC SOJ) Rev. ...

Page 18

... While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies. EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized ...

Related keywords