SDCFAA-004G SanDisk, SDCFAA-004G Datasheet - Page 18

no-image

SDCFAA-004G

Manufacturer Part Number
SDCFAA-004G
Description
Manufacturer
SanDisk
Type
CompactFlashr
Datasheet

Specifications of SDCFAA-004G

Density
4GByte
Operating Temperature (min)
0C
Operating Temperature (max)
70C
Package Type
Not Required
Mounting
Socket
Pin Count
50
Operating Temperature Classification
Commercial
Programmable
Yes
Lead Free Status / RoHS Status
Supplier Unconfirmed
SanDisk CompactFlash Card OEM Product Manual
02/09, Rev. 1.0 ii © 2007 - 2009 SanDisk Corporation. SanDisk Confidential, subject to all applicable non-disclosure agreements.
-HDMARDY
(All Modes - Ultra DMA
Protocol DMA Read)
HSTROBE
(All Modes - Ultra DMA
Protocol DMA Write)
-IOWR
(PC Card Memory Mode –
Except Ultra DMA
Protocol Active)
-IOWR
(PC Card I/O Mode –
Except Ultra DMA
Protocol Active)
-IOWR
(True IDE Mode – Except
Ultra DMA Protocol
Active)
STOP
(All Modes – Ultra DMA
Protocol Active)
-OE
(PC Card Memory Mode)
-OE
(PC Card I/O Mode)
-ATA SEL
(True IDE Mode)
Signal Name
I
I
Dir.
35
9
Pin
18
In all modes when Ultra DMA mode DMA
Read is active, this signal is asserted by
the host to indicate that the host is ready
to receive Ultra DMA data-in bursts. The
host may negate –HDMARDY to pause an
Ultra DMA transfer.
In all modes when Ultra DMA mode DMA
Write is active, this signal is the data out
strobe generated by the host. Both the
rising and falling edge of HSTROBE
cause data to be latched by the device.
The host may stop generating HSTROBE
edges to pause an Ultra DMA data-out
burst.
This signal is not used in this mode.
The I/O Write strobe pulse is used to clock
I/O data on the Card Data bus into the
CompactFlash Storage Card or CF+ Card
controller registers when the
CompactFlash Storage Card or CF+ Card
is configured to use the I/O interface.
The clocking shall occur on the negative
to positive edge of the signal (trailing
edge).
In True IDE Mode, while Ultra DMA mode
protocol is not active, this signal has the
same function as in PC Card I/O Mode.
When Ultra DMA mode protocol is
supported, this signal must be negated
before entering Ultra DMA mode protocol.
In All Modes, while Ultra DMA mode
protocol is active, the assertion of this
signal causes the termination of the Ultra
DMA data burst.
This is an Output Enable strobe generated
by the host interface. It is used to read
data from the CompactFlash Storage Card
or CF+ Card in Memory Mode and to read
the CIS and configuration registers.
In PC Card I/O Mode, this signal is used
to read the CIS and configuration
registers.
To enable True IDE Mode this input
should be grounded by the host.
Description
Interface Description

Related parts for SDCFAA-004G