AT94K10AL-25DQC Atmel, AT94K10AL-25DQC Datasheet - Page 50

no-image

AT94K10AL-25DQC

Manufacturer Part Number
AT94K10AL-25DQC
Description
Manufacturer
Atmel
Datasheet

Specifications of AT94K10AL-25DQC

Device System Gates
10000
Propagation Delay Time
12.7ns
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
3V
Operating Temperature Classification
Commercial
Operating Temperature (min)
0C
Operating Temperature (max)
70C
Mounting
Surface Mount
Pin Count
208
Package Type
PQFP
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT94K10AL-25DQC
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT94K10AL-25DQC
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
50
AT94KAL Series FPSLIC
Figure 4-9.
For single-cycle access (In/Out Commands) to I/O, the instruction has to be less than 16 bits:
In the data SRAM, the registers are located at memory addresses $00 - $1F and the I/O space is
located at memory addresses $20 - $5F.
As there are only 6 bits available to refer to the I/O space, the address is re-mapped down 2 bits.
This means the In/Out commands access $00 to $3F which goes directly to the I/O and maps to
$20 to $5F in SRAM. All other instructions access the I/O space through the $20 - $5F
addressing.
For compatibility with future devices, reserved bits should be written zero if accessed. Reserved
I/O memory addresses should never be written.
The status flags are cleared by writing a logic 1 to them. Note that the CBI and SBI instructions
will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clear-
ing the flag. The CBI and SBI instructions work with registers $00 to $1F only.
$00
$3F
Memory-mapped I/O
opcode
5 bits
Used for In/Out
Instructions
I/O Space
register
r0 - 31 ($1F)
5 bits
Registers r0 - r31
Other Instructions
Memory-mapped
SRAM Space
Used for all
I/O
address
r0 - 63 ($3F)
6 bits
$5F
$1F
$00
1138I–FPSLI–1/08

Related parts for AT94K10AL-25DQC