CY2DL814ZXC Cypress Semiconductor Corp, CY2DL814ZXC Datasheet

IC CLK FANOUT BUFFER 1:4 16TSSOP

CY2DL814ZXC

Manufacturer Part Number
CY2DL814ZXC
Description
IC CLK FANOUT BUFFER 1:4 16TSSOP
Manufacturer
Cypress Semiconductor Corp
Series
ComLink™r
Type
Fanout Buffer (Distribution)r
Datasheet

Specifications of CY2DL814ZXC

Package / Case
16-TSSOP
Number Of Circuits
1
Ratio - Input:output
1:4
Differential - Input:output
Yes/Yes
Input
LVDS, LVPECL, LVTTL
Output
LVDS
Frequency - Max
400MHz
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Frequency-max
400MHz
Number Of Outputs
8
Max Input Freq
400 MHz
Propagation Delay (max)
4 ns
Supply Voltage (max)
3.465 V
Supply Voltage (min)
3.135 V
Maximum Power Dissipation
750 mW
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY2DL814ZXC
Manufacturer:
SOLIDLITE
Quantity:
8 623
Cypress Semiconductor Corporation
Document #: 38-07057 Rev. *B
Features
• Low-voltage operation
• V
• 1:4 Fanout
• Single-input configurable for
• Drives 50- or 100-ohm load (selectable)
• Low input capacitance
• 85 ps typical output-to-output skew
• <4 ns typical propagation delay
• Does not exceed Bellcore 802.3 standards
• Operation at ⇒ 350 MHz – 700 Mbps
• Industrial versions available
• Packages available include TSSOP/SOIC
Block Diagram
— LVDS, LVPECL, or LVTTL
— Four differential pairs of LVDS outputs
DD
CONFIG
IN+
IN-
= 3.3V
EN1
EN2
LVPECL /
LVDS /
CNTRL
LVTTL
3901 North First Street
OUTPUT
LVDS
Q1A
Q1B
Q2A
Q2B
Q3A
Q3B
Q4A
Q4B
Description
The Cypress CY2 series of network circuits is produced using
advanced 0.35-micron CMOS technology, achieving the
industry’s fastest logic.
The Cypress CY2DL814 fanout buffer features a single
LVDS-, LVPECL-, or LVTTL-compatible input and four LVDS
output pairs.
Designed for data-communication clock management applica-
tions, the fanout from a single input reduces loading on the
input clock.
The CY2DL814 is ideal for both level translations from single
ended to LVDS and/or for the distribution of LVDS-based clock
signals. The Cypress CY2DL814 has configurable input and
output
LVPECL/LVTTL or LVDS signals while the output driver’s
support standard and high drive LVDS. Drive either a 50-ohm
or 100-ohm line with a single part number/device.
functions.
Pin Configuration
1:4 Clock Fanout Buffer
San Jose
CONFIG
CNTRL
GND
VDD
EN2
EN1
IN+
IN-
The
,
16-pin TSSOP/SOIC
CA 95134
1
2
3
4
5
6
7
8
input
ComLink™ Series
can
Revised June 20, 2005
16
15
14
13
12
11
10
9
be
CY2DL814
Q1A
Q1B
Q2A
Q2B
Q3A
Q3B
Q4A
Q4B
selectable
408-943-2600
for

Related parts for CY2DL814ZXC

CY2DL814ZXC Summary of contents

Page 1

... IN+ IN- LVDS / LVPECL / LVTTL CONFIG CNTRL Cypress Semiconductor Corporation Document #: 38-07057 Rev. *B 1:4 Clock Fanout Buffer Description The Cypress CY2 series of network circuits is produced using advanced 0.35-micron CMOS technology, achieving the industry’s fastest logic. The Cypress CY2DL814 fanout buffer features a single LVDS-, LVPECL-, or LVTTL-compatible input and four LVDS output pairs ...

Page 2

Pin Description Pin Number Pin Name 6,7 IN+, IN– 3 CNTRL 2 CONFIG 1,8 EN1, EN2 16,15,14,13 Q1A, Q1B, Q2A, 12,11,10,9 Q2B, Q3A, Q3B, Q4A, Q4B [1, 2] Maximum Ratings Storage Temperature: ................................ –65°C ...

Page 3

Table 3. Input Receiver Configuration for Differential or LVTTL/LVCMOS CONFIG Pin 2 Binary Value Input Receiver Family 1 LVTTL in LVCMOS 0 LVDS LVPECL Table 4. Function Control of the TTL Input Logic Used to Accept or Invert the Input ...

Page 4

Table 8. D.C Electrical Characteristics: 3.3V–LVTTL/LVCMOS Input Parameter Description V Input High Voltage IH V Input Low Voltage IL I Input High Current IH I Input Low Current IL I Input High Current I V Clamp Diode Voltage IK V ...

Page 5

Table 12.High Frequency Parametrics Parameter Description Fmax Maximum frequency V = 3.3V DD Fmax(20) Maximum frequency Minimum pulse Pulse Generator B V1A 1 V1B V0Y V0Z Figure 1. ...

Page 6

... Lead-free CY2DL814ZXI CY2DL814ZXIT CY2DL814SXI CY2DL814SXIT CY2DL814ZXC CY2DL814ZXCT CY2DL814SXC CY2DL814SXCT Notes: 7. LVCMOS/LVTTL single ended input value. Ground either input: when on the B side then non-inversion takes place side is grounded, the signal becomes the complement of the input on B side. See Table 4. 8. LVPECL or LVDS differential input value. ...

Page 7

... Document #: 38-07057 Rev. *B © Cypress Semiconductor Corporation, 2005. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress ...

Page 8

Document Title: ComLink™ Series CY2DL814 1:4 Clock Fanout Buffer Document Number: 38-07057 Issue REV. ECN NO. Date ** 115362 07/10/02 *A 122744 12/14/02 *B 384077 See ECN Document #: 38-07057 Rev. *B Orig. of Change Description of Change EHX New ...

Related keywords