SI5364-G-BC Silicon Laboratories Inc, SI5364-G-BC Datasheet - Page 12

IC PREC PORT CARD CLOCK 99CBGA

SI5364-G-BC

Manufacturer Part Number
SI5364-G-BC
Description
IC PREC PORT CARD CLOCK 99CBGA
Manufacturer
Silicon Laboratories Inc
Type
Clock Generatorr
Datasheet

Specifications of SI5364-G-BC

Package / Case
99-CBGA
Pll
Yes
Input
Clock
Output
CML
Number Of Circuits
1
Ratio - Input:output
3:4
Differential - Input:output
Yes/Yes
Frequency - Max
675MHz
Divider/multiplier
No/Yes
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
-20°C ~ 85°C
Mounting Type
Surface Mount
Frequency-max
675MHz
Mounting Style
SMD/SMT
Operating Supply Voltage
2.3 V to 3.3 V
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
336-1280

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SI5364-G-BC
Manufacturer:
LATTICE
Quantity:
190
Part Number:
SI5364-G-BC
Manufacturer:
SILICON
Quantity:
748
Part Number:
SI5364-G-BC
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Part Number:
SI5364-G-BC
Manufacturer:
SILICON
Quantity:
9
Part Number:
SI5364-G-BC
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Company:
Part Number:
SI5364-G-BC
Quantity:
900
Table 4. AC Characteristics (PLL Performance Characteristics) (Continued)
(V
Table 6. Thermal Characteristics
Si5364
Table 5. Absolute Maximum Ratings
12
Parameter
Thermal Resistance Junction to Ambient
Clock Output Phase Step Slope
Switches
BWSEL[1:0] = 11
BWSEL[1:0] = 00
BWSEL[1:0] = 01
BWSEL[1:0] = 10
Clock Output Phase Step Slope
Switching
BWSEL[1:0] = 11
BWSEL[1:0] = 00
BWSEL[1:0] = 01
BWSEL[1:0] = 10
Transient Phase Deviation During Clock
Auto Switching
BWSEL[1:0] = 11
BWSEL[1:0] = 00
BWSEL[1:0] = 01
BWSEL[1:0] = 10
Notes:
Parameter
3.3 V DC Supply Voltage
LVTTL Input Voltage
Maximum Current Any Output PIN
Operating Junction Temperature
Storage Temperature Range
ESD HBM Tolerance (100 pf, 1.5 k Ω )
Note: Permanent device damage can occur if the Absolute Maximum Ratings are exceeded. Restrict functional operation to
DD33
1. Higher PLL bandwidth settings provide smaller clock output wander with temperature gradient.
2. For reliable device operation, temperature gradients should be limited to 10 °C/min.
3. Telcordia GR-1244-CORE requirements specify maximum phase transient slope during clock rearrangement in terms
= 3.3 V ± 5%, TA = –20 to 85 °C)
of nanoseconds per millisecond. The equivalent ps/ μ s unit is used here since the maximum phase transient magnitude
for the Si5364 (t
the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating
conditions for extended periods might affect device reliability.
Parameter
PT_MTIE
) never reaches one nanosecond.
3
3
—Manual
—Auto
t
pt_mtie_max
Symbol
Symbol
m
m
θ
PT
PT
JA
Symbol
V
T
V
T
Rev. 2.5
DD33
STG
JCT
DIG
During Clock Switching
During Clock Switching
Test Condition
Test Condition
3,200 Hz
Still Air
6400 Hz
1600 Hz
6400 Hz
3200 Hz
1600 Hz
6400 Hz
3200 Hz
1600 Hz
800 Hz
800 Hz
800 Hz
–0.3 to (+3.6)
–0.5 to 3.6
–55 to 150
–55 to 150
Value
±50
1.0
Min
Value
34.9
Typ
Unit
mA
kV
°C
°C
V
V
Max Unit
1.25
800
800
800
800
2.5
9.0
4.5
10
36
18
5
°C/W
Unit
ps/
ps/
μs
μ s
ps

Related parts for SI5364-G-BC