SLFLD25-1GM1UI STEC, SLFLD25-1GM1UI Datasheet - Page 7

no-image

SLFLD25-1GM1UI

Manufacturer Part Number
SLFLD25-1GM1UI
Description
Manufacturer
STEC
Type
Flash Disk Moduler
Datasheet

Specifications of SLFLD25-1GM1UI

Density
1GByte
Operating Supply Voltage (typ)
3.3/5V
Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Package Type
Not Required
Mounting
Screw
Pin Count
44
Operating Temperature Classification
Industrial
Operating Supply Voltage (min)
3.18/4.75V
Operating Supply Voltage (max)
3.465/5.25V
Programmable
Yes
Lead Free Status / Rohs Status
Compliant
SLFLD25-xxx(M/G)M1U(I)
Datasheet
1.5
-DASP
D15-D00
-IOWR
-IORD
INTRQ
A2-A0
-CE1, -CE2
-CSEL
-IOIS16
-PDIAG
DMARQ
-DMACK
-IORDY
-RESET
VCC
GND
Key
NC
Signal Description
Signal Name
I/O
I/O
I
I
O
I
I
I
O
I/O
O
I
O
I
Dir
Table 3: IDE Flash Drive Signal Description
39
18, 16, 14,
12, 10, 8, 6,
4, 3, 5, 7, 9,
11, 13, 15,
17
23
25
31
35, 33, 36
37, 38
28
32
34
21
29
27
1
41, 42
2, 19, 22,
24, 26, 30,
40, 43
20
44
Pin
61000-04502-109, August 2007
This input/output is the Disk Active/Slave Present signal in
the Master/ Slave handshake protocol.
All Task File operations occur in byte mode on the low order
bus D00-D07 while all data transfers are 16 bit using D00-
D15.
The I/O Write strobe pulse is used to clock I/O data on the
module Data bus into the Module controller registers when
the Module is configured to use the I/O interface. The
clocking will occur on the negative to positive edge of the
signal (trailing edge).
This is an I/O Read strobe generated by the host. This signal
gates I/O data onto the bus from the Module.
Signal is the active high Interrupt Request to the host.
A[2:0] are used to select the one of eight registers in the Task
File.
-CS1 is the chip select for the task file registers while -CS2 is
used to select the Alternate Status Register and the Device
Control Register.
This internally pulled up signal is used to configure the card
as a Master or Slave. When the pin is grounded, the card is
configured as a Master. When the pin is open, the card is
configured as a Slave.
Not used.
This input/output is the Pass Diagnostic signal in the
Master/Slave handshake protocol.
This signal is asserted by the device when it is ready to
transfer data to/ from the host. Data direction is controlled by
-IORD and -IOWR. This signal is used in a handshake
manner with –DMACK.
This input signal is used by host in response to DMARQ to
initiate DMA transfers.
Not used, and pulled up to VCC through a 4.7K ohm resistor.
This input pin is the active low hardware reset from the host.
Power.
Ground.
This pin is keyed to ensure cable is connected with the proper
orientation.
No connect.
Description
IDE Flash Drive
7

Related parts for SLFLD25-1GM1UI