0W344-004-XTP ON Semiconductor, 0W344-004-XTP Datasheet - Page 21

• Manufacturer Part Number: 0W344-004-XTP
• Description: DSP BELASIGNA 200 AUDIO 52-NQFN
• Manufacturer: ON Semiconductor
• Series: BelaSigna® 200r
• Type: Fixed Pointr

Specifications of 0W344-004-XTP

• Interface: I²C, I²S, PCM, SPI, UART
• Clock Rate: 33MHz
• On-chip Ram: 42kB
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 52-TFQFN
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Non-volatile Memory: -
• Voltage - I/o: -
• Voltage - Core: -

BelaSigna 200
The IOP places and retrieves FIFO data in memories shared with the RCore. Each FIFO (input and output) has two memory interfaces.
The first corresponds with the normal FIFO. Here the address of the most recent input block changes as new blocks arrive. The second
corresponds with the Smart FIFO. In this scheme the address of the most recent input block is fixed. The smart FIFO interface is
especially useful for time-domain filters.
In the case where the WOLA and the IOP no longer work together as a result of a low battery condition, an IOP end-of-battery-life auto-
mute feature is available.
7.3 General-Purpose Timer
The general-purpose timer is a 12-bit countdown timer with a 3-bit prescaler that interrupts the RCore when it reaches zero. It can
operate in two modes, single-shot or continuous. In single-shot mode the timer counts down only once and then generates an interrupt.
It will then have to be restarted from the RCore. In continuous mode the timer restarts with full timeout setting every time it hits zero and
interrupts are generated continuously. This unit is often useful in scheduling tasks that are not part of the sample-based signal
processing scheme, such as checking a battery voltage, or reading the value of a volume control.
7.4 Watchdog Timer
The watchdog timer is a configurable hardware timer that operates from the system clock and is used to prevent unexpected or
unstable system states. It is always active and must be periodically acknowledged as a check that an application is still running. Once
the watchdog times out, it generates an interrupt. If left to time out a second consecutive time without acknowledgement, a system reset
will occur.
7.5 RAM and ROM
There are 20 Kwords of on-chip program and data RAM on BelaSigna 200. These are divided into three entities: a 12-Kword program
memory, and two 4-Kword data memories ("X" and "Y" as are common in a dual-Harvard architecture).
There are also three RAM banks that are shared between the RCore and WOLA coprocessor. These memory banks contain the input
and output FIFOs, gain tables for the WOLA coprocessor, temporary memory for WOLA calculations, WOLA coprocessor results, and
the WOLA coprocessor microcode.
x
There is a 128-word lookup table (LUT) ROM that contains log
(x), 2
, 1/x and sqrt(x) values, and a 1-Kword ProgramROM that is used
2
during booting and configuration of the system.
Complete memory maps for BelaSigna 200 are shown in Figure 11.
Rev. 16 | Page 21 of 43 | www.onsemi.com