MPC852TVR100 Freescale Semiconductor, MPC852TVR100 Datasheet - Page 14

IC MPU POWERQUICC 100MHZ 256PBGA

MPC852TVR100

Manufacturer Part Number
MPC852TVR100
Description
IC MPU POWERQUICC 100MHZ 256PBGA
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MPC852TVR100

Processor Type
MPC8xx PowerQUICC 32-Bit
Speed
100MHz
Voltage
1.8V
Mounting Type
Surface Mount
Package / Case
256-PBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC852TVR100
Manufacturer:
MOT
Quantity:
12 388
Part Number:
MPC852TVR100
Manufacturer:
FREESCAL
Quantity:
364
Part Number:
MPC852TVR100
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC852TVR100A
Manufacturer:
MOTOROLA
Quantity:
490
Part Number:
MPC852TVR100A
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC852TVR100A
Manufacturer:
XILINX
0
Bus Signal Timing
14
B12a CLKOUT to TA, BI negation (when driven by
Num
B11a CLKOUT to TA, BI assertion (when driven by
B1d
B7a
B7b
B8a
B8b
B12
B13
B11
B2
B3
B4
B5
B7
B8
B9
CLKOUT phase jitter peak-to-peak
for OSCLK ≥ 15 MHz
CLKOUT phase jitter peak-to-peak
for OSCLK < 15 MHz
CLKOUT pulse width low (MIN = 0.4 x B1, MAX
= 0.6 x B1)
CLKOUT pulse width high (MIN = 0.4 x B1,
MAX = 0.6 x B1)
CLKOUT rise time
CLKOUT fall time
CLKOUT to A(0:31), BADDR(28:30), RD/WR,
BURST, D(0:31), DP(0:3) output hold (MIN =
0.25 x B1)
CLKOUT to TSIZ(0:1), REG, RSV, BDIP, PTR
output hold (MIN = 0.25 x B1)
CLKOUT to BR, BG, FRZ, VFLS(0:1), VF(0:2)
IWP(0:2), LWP(0:1), STS output hold (MIN =
0.25 x B1)
CLKOUT to A(0:31), BADDR(28:30) RD/WR,
BURST, D(0:31), DP(0:3) valid (MAX = 0.25 x
B1 + 6.3)
CLKOUT to TSIZ(0:1), REG, RSV, BDIP, PTR
valid (MAX = 0.25 x B1 + 6.3)
CLKOUT to BR, BG, VFLS(0:1), VF(0:2),
IWP(0:2), FRZ, LWP(0:1), STS Valid
0.25 x B1 + 6.3)
CLKOUT to A(0:31), BADDR(28:30), RD/WR,
BURST, D(0:31), DP(0:3), TSIZ(0:1), REG,
RSV, PTR High-Z (MAX = 0.25 x B1 + 6.3)
CLKOUT to TS, BB assertion (MAX = 0.25 x B1
+ 6.0)
the memory controller or PCMCIA interface)
(MAX = 0.00 x B1 + 9.30
CLKOUT to TS, BB negation (MAX = 0.25 x B1
+ 4.8)
the memory controller or PCMCIA interface)
(MAX = 0.00 x B1 + 9.00)
CLKOUT to TS, BB High-Z (MIN = 0.25 x B1)
Characteristic
2
)
Table 9. Bus Operation Timings (continued)
MPC852T Hardware Specifications, Rev. 3.1
3
(MAX =
12.1
12.1
7.60
7.60
7.60
7.60
7.60
2.50
7.60
2.50
7.60
Min
33 MHz
13.80
13.80
13.80
13.80
13.60
12.30
21.60
Max
18.2
18.2
4.00
4.00
9.30
9.00
4
5
10.0
10.0
6.30
6.30
6.30
6.30
6.30
2.50
6.30
2.50
6.30
Min
40 MHz
12.50
12.50
12.50
12.50
12.30
11.00
20.30
Max
15.0
15.0
4.00
4.00
9.30
9.00
4
5
5.00
5.00
5.00
5.00
5.00
2.50
5.00
2.50
5.00
Min
8.0
8.0
50 MHz
19.00
11.30
11.30
11.30
11.30
11.00
Max
12.0
12.0
4.00
4.00
9.30
9.80
9.00
4
5
Freescale Semiconductor
3.80
3.80
3.80
3.80
3.80
2.50
3.80
2.50
3.80
Min
6.1
6.1
66 MHz
10.00
10.00
10.00
10.00
14.00
Max
4.00
4.00
9.80
9.80
8.50
9.00
9.1
9.1
4
5
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for MPC852TVR100