W681310SG Nuvoton Technology Corporation of America, W681310SG Datasheet
W681310SG
Specifications of W681310SG
Available stocks
Related parts for W681310SG
W681310SG Summary of contents
Page 1
W681310 3V SINGLE CHANNEL VOICEBAND CODEC Data Sheet Revision B17 - 1 - W681310 ...
Page 2
GENERAL DESCRIPTION The W681310 is a general-purpose single channel PCM CODEC with pin-selectable -Law or A-Law companding. The device is compliant with the ITU G.712 specification. It operates from a single +3V power supply and is available in 20-pin ...
Page 3
BLOCK DIAGRAM Re BCLKR BCLKR PC cei M FSR ve PCMR Tra BCLKT BCLKT BCLKT FST mit PCMT 512 kHz 256 kHz 256 kHz Pre - scaler Pre - Scaler MCLK MCLK 256 kHz, 256 kHz, ...
Page 4
TABLE OF CONTENTS 1. GENERAL DESCRIPTION .................................................................................................................. 2 2. FEATURES ......................................................................................................................................... 2 3. BLOCK DIAGRAM ............................................................................................................................... 3 4. TABLE OF cONTENTS ....................................................................................................................... 4 5. PIN CONFIGURATION ....................................................................................................................... 6 6. PIN DESCRIPTION ............................................................................................................................. 7 7. FUNCTIONAL DESCRIPTION ............................................................................................................ 9 7.1. ...
Page 5
PCM Codes for 0dBm0 Output ........................................................................................... 29 11. TYPICAL APPLICATION CIRCUIT ................................................................................................. 30 12. PACKAGE SPECIFICATION ........................................................................................................... 32 12.1. 20L SOG (SOP)-300mil ............................................................................................................. 32 12.2. 20L SSOP-209 mil ..................................................................................................................... 33 12.3. 20L TSSOP - 4.4X6.5mm .......................................................................................................... 34 13. ORDERING ...
Page 6
PIN CONFIGURATION REF PAI 3 3 PAO PAO FSR FSR 7 7 PCMR 8 8 BCLKR BCLKR 9 9 ...
Page 7
PIN DESCRIPTION Pin Pin Name No. This pin is used to bypass the on-chip through a 0.1 F ceramic decoupling capacitor. No external loads should be tied to this pin. REF Inverting output of the receive ...
Page 8
Pin Pin Name No This is the supply ground. This pin should be connected to 0V. SS Compander mode select pin. -Law companding is selected when this pin is tied to V /A-Law 16 companding is selected when ...
Page 9
FUNCTIONAL DESCRIPTION W681310 is a single-rail, single channel PCM CODEC for voiceband applications. The CODEC complies with the specifications of the ITU-T G.712 recommendation. The CODEC also includes a complete -Law and A-Law compander. The -Law and A-Law companders ...
Page 10
Table 7.1 Input Amplifier Modes of operation When the input amplifier is powered down, the input signal AI- needs to be referenced to the analog ground voltage ...
Page 11
P M OWER ANAGEMENT 7.3.1. Analog and Digital Supply The power supply for the analog and digital parts of the W681310 must be 2.7V to 5.25V. This supply voltage is connected to the V pin. The V DD ceramic ...
Page 12
Frame Sync signal. It recognizes a Long Frame Sync when the FST pin is held HIGH for two consecutive falling edges of the bit-clock at the BCLKT pin. The length of the Frame Sync pulse can ...
Page 13
System Timing The system can work at 256 kHz, 512 kHz, 1536 kHz, 1544 kHz, 2048 kHz, 2560 kHz, 4096 kHz & 4800 kHz master clock rates. The system clock is supplied through the master clock input MCLK and ...
Page 14
TIMING DIAGRAMS ...
Page 15
SYMBOL DESCRIPTION 1/T FST, FSR Frequency FS T FST / FSR Minimum Low Width FSL 1/T BCLKT, BCLKR Frequency BCK T BCLKT, BCLKR HIGH Pulse Width BCKH T BCLKT, BCLKR LOW Pulse Width BCKL T BCLKT 0 Falling Edge to ...
Page 16
...
Page 17
SYMBOL DESCRIPTION 1/T FST, FSR Frequency FS 1/T BCLKT, BCLKR Frequency BCK T BCLKT, BCLKR HIGH Pulse Width BCKH T BCLKT, BCLKR LOW Pulse Width BCKL BCLKT –1 Falling Edge to FST Rising Edge Hold Time T FTRH T FST ...
Page 18
...
Page 19
...
Page 20
SYMBOL DESCRIPTION 1/T Master Clock Frequency MCK T / MCLK Duty Cycle for 256 kHz Operation MCKH T MCK T Minimum Pulse Width HIGH for MCKH MCLK(512 kHz or Higher) T Minimum Pulse Width LOW for MCLK MCKL (512 kHz ...
Page 21
ABSOLUTE MAXIMUM RATINGS 9. BSOLUTE AXIMUM ATINGS Condition Junction temperature Storage temperature range Voltage Applied to any pin Voltage applied to any pin (Input current limited to +/-20 mA Stresses ...
Page 22
ELECTRICAL CHARACTERISTICS 10. ENERAL ARAMETERS Symbol Parameters V Input LOW Voltage IL V Input HIGH Voltage IH V PCMT Output LOW Voltage OL V PCMT Output HIGH Voltage OH V Current (Operating) - ADC + DAC I ...
Page 23
NALOG IGNAL EVEL AND V =2.7V to 3.6V; V =0V; T =-40C to +85C; all analog signals referred FST=FSR=8kHz Synchronous operation. PARAMETER SYM. Absolute Level L 0 dBm0 = -5dBm @ ...
Page 24
A D NALOG ISTORTION AND V =2.7V to 3.6V; V =0V; T =-40C to +85C; all analog signals referred FST=FSR=8kHz Synchronous operation. PARAMETER SYM. Total Distortion vs. +3 dBm0 D LT Level Tone (1020 ...
Page 25
NALOG NPUT AND V =2.7V to 3.6V; V =0V; T =-40C to +85C; all analog signals referred PARAMETER SYM. AI Input Offset Voltage V OFF,AI AI Input Current I IN,AI AI ...
Page 26
PARAMETER SYM. PAI Amp Gain Bandwidth GBW Product Output Offset Voltage V OFF,PO Load Resistance R Load Capacitance C PAO Output Current I OUTPAO PAO Output Resistance R PAO Differential Gain G PAO Differential Signal to Distortion C-Message D weighted ...
Page 27
D I/O IGITAL 10.5.1. -Law Encode Decode Characteristics Normalized Encode Decision Levels Sign Chord Chord 8159 7903 : 4319 4063 : 2143 2015 : 1055 1 0 ...
Page 28
A-Law Encode Decode Characteristics Normalized Encode Decision Sign Chord Chord Levels 4096 3968 : 2048 2048 : 1088 1024 : 544 512 : 272 ...
Page 29
PCM Codes for Zero and Full Scale -Law Level Sign bit Chord bits (D7) (D6,D5,D4) + Full Scale 1 000 + Zero 1 111 - Zero 0 111 - Full Scale 0 000 10.5.4. PCM Codes for 0dBm0 Output ...
Page 30
TYPICAL APPLICATION CIRCUIT 1.0 uF 27K - DIFFERENTIAL AUDIO IN + 1.0 uF 27K 0. DIFFERENTIAL AUDIO OUT RL > 150 ohms + Figure 11.1 Typical circuit for Differential Analog I/O’s 1.0 uF 27K AUDIO ...
Page 31
ELECTRET MICROPHONE 62K 0.01 uF 0.1 uF 27K 1.5K SPEAKER Figure 11.3 Handset Interface 27K 1.0 uF 600 0.01 uF TRANSFORMER 0.1 uF 600 OHM 1:1 Figure 11.4 ...
Page 32
PACKAGE SPECIFICATION 12.1. 20L SOG (SOP)-300 MIL SMALL OUTLINE PACKAGE (SAME AS SOG & SOIC) DIMENSIONS DIMENSION (MM) SYMBOL MIN. A 2.35 A1 0.10 b 0.33 c 0.23 E 7.40 D 12. 10.00 E ...
Page 33
SSOP-209 MIL SHRINK SMALL OUTLINE PACKAGE SEATING PLANE Y e DIMENSION (MM) SYMBOL MIN. NOM 0.05 A2 1.65 b 0.22 c 0.09 D 6.90 E 5.00 H 7.40 E ...
Page 34
TSSOP - 4.4X6.5 MM PLASTIC THIN SHRINK SMALL OUTLINE PACKAGE (TSSOP) DIMENSIONS Publication Release Date: January 2011 - 34 - W681310 Revision B17 ...
Page 35
... Nuvoton Part Number Description Package Material Pb-free Package Package Type 20-Lead Plastic Small Outline Package (SOG/SOP 20-Lead Plastic Small Outline Package (SSOP 20-Lead Free Plastic Thin Small Outline Package (TSSOP) Part Number W681310SG W681310RG W681310WG Publication Release Date: January 2011 - 35 - W681310 Revision B17 ...
Page 36
VERSION HISTORY VERSION DATE PAGE B12 April, 2005 B13 September, 29,30 2005 Various B14 April, 2007 B15 January 2009 B16 January 2009 B17 January 2010 Nuvoton products are not designed, intended, authorized or warranted for use as components in ...