PDI1394P23BD-T ST-Ericsson Inc, PDI1394P23BD-T Datasheet - Page 6
![no-image](/images/manufacturer_photos/0/6/627/st-ericsson_inc_sml.jpg)
PDI1394P23BD-T
Manufacturer Part Number
PDI1394P23BD-T
Description
IC IEEE 1394 LINK CTRLR 64LQFP
Manufacturer
ST-Ericsson Inc
Datasheet
1.PDI1394P23BD-T.pdf
(42 pages)
Specifications of PDI1394P23BD-T
Applications
AV,TV, VTR
Interface
IEEE 1394
Voltage - Supply
3 V ~ 3.6 V
Package / Case
64-LQFP
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PDI1394P23BD-T
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Philips Semiconductors
2001 Sep 06
CTL0,
CTL1
D0–D7
DGND
DV
ISO
LPS
LREQ
NC
PC0
PC1
PC2
PD
2-port/1-port 400 Mbps physical layer interface
Name
DD
CMOS 5V tol
CMOS 5V tol
CMOS 5V tol
CMOS 5V tol
CMOS 5V tol
CMOS 5V tol
No connect
Pin Type
Supply
Supply
CMOS
Numbers
4
5
6, 7, 8,
9, 10,
11, 12,
13
17, 18,
63, 64
25, 26,
61, 62
23
15
1
16, 54,
55
20
21
22
14
LQFP
Pin
Numbers
LFBGA
G3
G4
H3, H4,
E4, H5,
F4, G5,
F5, H6
G7, H8,
G8, G1,
G2
D8, E6,
F1, F2
E8
H7
H1
F7
E7
F8
G6
Ball
—
I/O
I/O
I/O
—
—
—
I
I
I
I
I
should be tied low to enable the differentiation logic. If no isolation barrier
Control I/Os. These bi-directional signals control communication
between the PDI1394P23 and the LLC. Bus holders are built into
these terminals.
Data I/Os. These are bi-directional data signals between the
PDI1394P23 and the LLC. Bus holders are built into these terminals.
Unused Dn pins should be pulled to ground through 10 kΩ resistors.
Digital circuit ground terminals. These terminals should be tied together
to the low impedance circuit board ground plane.
Digital circuit power terminals. A combination of high frequency
decoupling capacitors near each side of the IC package are suggested,
such as paralleled 0.1 µF and 0.001 µF. These supply terminals are
separated from PLLV
isolation. They should be tied at a low impedance point on the circuit
board.
Link interface isolation control input. This terminal controls the operation
of output differentiation logic on the CTL and D terminals. If an optional
isolation barrier of the type described in Annex J of IEEE Std 1394–1995
is implemented between the PDI1394P23 and LLC, the ISO terminal
is implemented (direct connection), or bus holder isolation is
implemented, the ISO terminal should be tied high to disable the
differentiation logic.
Link Power Status input. This terminal is used to monitor the
active/power status of the link layer controller and to control the state of
the PHY-LLC interface. This terminal should be either connected to the
LPS output of the LLC, or if no LPS terminal is available on the LLC the
LPS terminal can be connected to the V
10 kΩ resistor. A pulsed signal should be used when an isolation barrier
exists between the LLC and PHY. (See Figure 8)
The LPS input is considered inactive if it is sampled low by the PHY for
more than 2.6 µs (128 SYSCLK cycles), and is considered active
otherwise (i.e., asserted steady high or an oscillating signal with a low
time less than 2.6 µs). The LPS input must be high for at least 21 ns in
order to be guaranteed to be observed as high by the PHY.
When the PDI1394P23 detects that LPS is inactive, it will place the
PHY-LLC interface into a low-power reset state. In the reset state, the
CTL and D outputs are held in the logic zero state and the LREQ input is
ignored; however, the SYSCLK output remains active. If the LPS input
remains low for more than 26 µs (1280 SYSCLK cycles), the PHY-LLC
interface is put into a low-power disabled state in which the SYSCLK
output is also held inactive. The PHY-LLC interface is placed into the
disabled state upon hardware reset.
The LLC is considered active only if both the LPS input is active and the
LCtrl register bit is set to 1, and is considered inactive if either the LPS
input is inactive or the LCtrl register bit is cleared to 0.
LLC Request input. The LLC uses this input to initiate a service request
to the PDI1394P23. Bus holder is built into this terminal.
These pins are not internally connected and consequently are “don’t
cares”. Other vendors’ pin compatible chips may require
connections and external circuitry on these pins.
Power Class programming inputs. On hardware reset, these inputs set
the default value of the power class indicated during self-ID.
Programming is done by tying the terminals high or low. Refer to
Table 21 for encoding.
Power Down input. A logic high on this terminal turns off all internal
circuitry except the cable-active monitor circuits which control the CNA
output. For more information, refer to Section 17.2
6
DD
and AV
Description
DD
internal to the device to provide noise
DD
supplying the LLC through a
PDI1394P23
Preliminary data