Z1601720ASC Zilog, Z1601720ASC Datasheet - Page 81

no-image

Z1601720ASC

Manufacturer Part Number
Z1601720ASC
Description
IC PCMCIA INTERFACE 100-VQFP
Manufacturer
Zilog
Datasheets

Specifications of Z1601720ASC

Applications
Ethernet Controller
Interface
SPI Serial
Voltage - Supply
3 V ~ 5.5 V
Package / Case
*
Mounting Type
*
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
Z1601720ASC
Quantity:
7 784
Part Number:
Z1601720ASC1868
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
Z1601720ASC1868TR
Manufacturer:
Zilog
Quantity:
10 000
EEPROM Register
Address: SELECT 2Bh
Name: Power Management Control Register
Type: Read/Write
1. When the En_Pads bit is set, access to the CCR Registers is disabled.
Programming Internal Registers
NOTES:
Bit Placement
Bit 0
Bit 1
Bit 2
Bit 3
Bit 4
Bit 5
Bit 6
Bit 7
Table 53.
Bit Name
EN_8BIT_MODE
EN_MODEM_ALT
EN_CLK
EN_PADS
EN_TIMER
EN_PM_RDY
EN_EXT_PD
EN_EXPD_POL
1
Power Management control Register: Address 2Bh
Z86017/Z16017 PCMCIA Interface Solution
Description
When set to 1, this bit enables the 8-bit mode on the local
interface. When cleared, it enables the 16-bit interface.
When set to 1, this bit enables the alternate modem
functions/pins. When cleared, it disables modem functions.
When this bit is set to 1, all internal clocks are disabled
after loading from the serial EEPROM. When this bit is
cleared, all clocks are enabled.
When this bit is set to 1, the PCMCIA external pads are
powered-down, unless PCMCIA(*) PC_HCE1 and
PC_HCE2 are active. When this bit is cleared, all external
pads are enabled.
When this bit is set to 1, the power management timer is
enabled. The timer value is contained in Register 2A.
When this bit is cleared, the power management timer is
held reset and disabled.
When this bit is set to 1, the ZX6017 sets BUSY on the
PCMCIA interface when the host sets the power down bit
in CCR1.
When this bit is set to 1, the power management timer
activates the external power down signal EXTP_PWND.
When this bit is cleared, the external signal is not be
activated. See also Register 0Bh (Table 67).
When this bit is set to 1, the external power down signal
EXTP_PWND is active Low. When this bit is cleared,
EXTP_PWND is active High.
Reference Manual
RM001102-0901
67

Related parts for Z1601720ASC