CY7C131-15JI Cypress Semiconductor Corp, CY7C131-15JI Datasheet
CY7C131-15JI
Specifications of CY7C131-15JI
Available stocks
Related parts for CY7C131-15JI
CY7C131-15JI Summary of contents
Page 1
... R/W L [2] INT L Note: 1. CY7C130/CY7C131 (Master): BUSY is open drain output and requires pull-up resistor CY7C140/CY7C141 (Slave): BUSY is input. 2. Open drain outputs: pull-up resistor required. Cypress Semiconductor Corporation Document #: 38-06002 Rev Dual-Port Static RAM Functional Description The CY7C130/CY7C131/CY7C140 high-speed CMOS dual-port static RAMs. Two ports are provided permitting independent access to any location in memory ...
Page 2
... Chip Enable Read/Write Enable Output Enable Address Data Bus Input/Output Interrupt Flag Busy Flag Power Ground 7C130-30 7C131-30 [3] [3] 7C131-25 7C140-30 7C141-25 7C141- 190 170 170 CY7C130/CY7C131 CY7C140/CY7C141 PQFP Top View 52 5150 7C131 33 7C141 1415 Description 7C130-35 7C130-45 7C130-55 7C131-35 ...
Page 3
... MAX Mil or CE > Com’l 135 Mil [10] MAX and Com’ > R Mil – 0.2V, > V – 0.2V CC < 0.2V CY7C130/CY7C131 CY7C140/CY7C141 Ambient Temperature ° ° + ± 10% ° ° – + ± 10% ° ° – +125 C 5V ± 10% [3] 7C130-30 7C130-35,45 7C130-55 ...
Page 4
... CY7C130/CY7C131 CY7C140/CY7C141 [3] 7C130-30 7C130-35,45 7C130-55 7C131-25,30 7C131-35,45 7C131-55 7C140-30 7C140-35,45 7C140-55 7C141-25,30 7C141-35,45 7C141-55 Min. Max. Min. Max. Min. Max. 105 85 105 Max BUSY OR INT BUSY Output Load ALL INPUT PULSES (CY7C130/CY7C131 ONLY) 90% 90% 10% ≤5ns Unit Unit 281Ω Page ...
Page 5
... Document #: 38-06002 Rev. *D [6, 11] 7C131-15 7C141-15 Min. 15 [12] 0 [12] [12 [ 1.4V. is less than t HZCE LZCE = 5pF as in part ( Test Loads. Transition is measured ±500 mV from steady state voltage. L CY7C130/CY7C131 CY7C140/CY7C141 [3] 7C130-25 7C130-30 7C131-25 7C131-30 [3] 7C140-25 7C140-30 7C141-25 7C141-30 Max. Min. Max. Min. Max ...
Page 6
... CE LOW to Low Z LZCE Document #: 38-06002 Rev. *D [6, 11] (continued) 7C131-15 7C141-15 Min. [16] [16 Note 18 Note 18 [16] [16] [16] [6,11] 7C130-35 7C131-35 7C140-35 7C141-35 Min. 35 [12] 0 [12] [12 CY7C130/CY7C131 CY7C140/CY7C141 [3] 7C130-25 7C130-30 7C131-25 7C131-30 [3] 7C140-25 7C140-30 7C141-25 7C141-30 Max. Min. Max. Min. Max Note 18 ...
Page 7
... OE to INTERRUPT Reset Time OINR INTERRUPT Reset Time EINR t Address to INTERRUPT Reset Time INR Document #: 38-06002 Rev. *D [6,11] (continued) 7C130-35 7C131-35 7C140-35 7C141-35 Min. Max. [ [16] [16 Note Note [16] [16] [16] CY7C130/CY7C131 CY7C140/CY7C141 7C130-45 7C130-55 7C131-45 7C131-55 7C140-45 7C140-55 7C141-45 7C141-55 Min. Max. Min. Max ...
Page 8
... 21. Address valid prior to or coincident with CE transition LOW. Document #: 38-06002 Rev. *D Either Port Address Access Either Port CE/OE Access t ACE t DOE DATA VALID Read with BUSY, Master: CY7C130 and CY7C131 t RC ADDRESS MATCH t PWE ADDRESS MATCH BLA . IL CY7C130/CY7C131 CY7C140/CY7C141 DATA VALID ...
Page 9
... If the CE LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state. Document #: 38-06002 Rev. *D [15, 22] Either Port SCE PWE t SD DATA VALID HIGH IMPEDANCE [16, 23 SCE PWE t SD DATA VALID t HZWE HIGH IMPEDANCE or t PWE HZWE . SD CY7C130/CY7C131 CY7C140/CY7C141 LZWE + t to allow the data I/O pins to enter high impedance SD Page ...
Page 10
... Left Address Valid First: ADDRESS MATCH ADDRESS ADDRESS R BUSY R Right Address Valid First: ADDRESS MATCH ADDRESS ADDRESS L BUSY L Document #: 38-06002 Rev. *D ADDRESS MATCH BLC ADDRESS MATCH BLC ADDRESS MISMATCH t t BLA BHA ADDRESS MISMATCH t t BLA BHA CY7C130/CY7C131 CY7C140/CY7C141 t BHC t BHC Page ...
Page 11
... Switching Waveforms (continued) Busy Timing Diagram No. 3 Write with BUSY (Slave:CY7C140/CY7C141 BUSY Document #: 38-06002 Rev. *D CY7C130/CY7C131 CY7C140/CY7C141 t PWE t WH Page ...
Page 12
... Right Side Sets INT L ADDR R t INS INT L Left Side Clears INT L ADDR R INT L Document #: 38-06002 Rev WRITE 3FF EINS t WINS EINR t WC WRITE 3FE EINS t WINS EINR CY7C130/CY7C131 CY7C140/CY7C141 t RC READ 3FF t INT t OINR t RC READ 3FE t INR t OINR Page ...
Page 13
... TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING 30.0 25.0 20.0 15.0 10 4. 25° 5.0 0 200 400 600 800 CAPACITANCE (pF) CY7C130/CY7C131 CY7C140/CY7C141 OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE 120 100 5. 25° 125 0 1.0 2.0 3.0 OUTPUT VOLTAGE (V) OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE ...
Page 14
... Ordering Information Speed (ns) Ordering Code 30 CY7C130-30PC CY7C130-30PI 35 CY7C130-35PC CY7C130-35PI CY7C130-35DMB 45 CY7C130-45PC CY7C130-45PI CY7C130-45DMB 55 CY7C130-55PC CY7C130-55PI CY7C130-55DMB 15 CY7C131-15JC CY7C131-15JXC CY7C131-15NC CY7C131-15JI CY7C131-15JXI 25 CY7C131-25JC CY7C131-25JXC CY7C131-25NC CY7C131-25NXC CY7C131-25JI CY7C131-25NI 30 CY7C131-30JC CY7C131-30NC CY7C131-30JI 35 CY7C131-35JC CY7C131-35NC CY7C131-35JI CY7C131-35NI 45 CY7C131-45JC CY7C131-45NC CY7C131-45JI CY7C131-45NI 55 CY7C131-55JC CY7C131-55JXC CY7C131-55NC ...
Page 15
... Plastic Leaded Chip Carrier N52 52-Pin Plastic Quad Flatpack J69 52-Lead Plastic Leaded Chip Carrier N52 52-Pin Plastic Quad Flatpack J69 52-Lead Plastic Leaded Chip Carrier N52 52-Pin Plastic Quad Flatpack CY7C130/CY7C131 CY7C140/CY7C141 Operating Range Commercial Industrial Commercial Industrial Military Commercial Industrial ...
Page 16
... Max SB1 I SB2 I SB3 I SB4 Document #: 38-06002 Rev. *D Switching Characteristics Parameter READ CYCLE Subgroups WRITE CYCLE BUSY/INTERRUPT TIMING BUSY TIMING Note: 24. CY7C140/CY7C141 only. CY7C130/CY7C131 CY7C140/CY7C141 Subgroups 10 10 10, 11 ACE 10, 11 DOE 10 10, 11 SCE 10, 11 PWE 10 10 10, 11 BLA 10, 11 BHA ...
Page 17
... MIL-STD-1835 D-14 Config. C 52-Lead Plastic Leaded Chip Carrier J69 52-Lead Pb-Free Plastic Leaded Chip Carrier J69 SEATING PLANE 0.045 0.055 34 33 0.750 0.756 0.785 0.795 CY7C130/CY7C131 CY7C140/CY7C141 51-80044 ** DIMENSIONS IN INCHES 0.013 0.021 0.690 0.730 0.023 0.033 0.020 MIN. 0.090 51-85004-*A 0.130 0.165 ...
Page 18
... The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. 48-Lead (600-Mil) Molded DIP P25 52-Lead Plastic Quad Flatpack N52 CY7C130/CY7C131 CY7C140/CY7C141 51-85020-*A 51-85042-** ...
Page 19
... Power up requirements added to Maximum Ratings Information YDT Removed cross information from features section RUY Added pin definitions table, 52-pin PQFP package diagram and Pb-free information YIM Added CY7C131-15JI to ordering information Added Pb-Free parts to ordering information: CY7C131-15JXI CY7C130/CY7C131 CY7C140/CY7C141 Description of Change Page ...