CY62148-70SC Cypress Semiconductor Corporation., CY62148-70SC Datasheet

no-image

CY62148-70SC

Manufacturer Part Number
CY62148-70SC
Description
512K x 8 Static RAM
Manufacturer
Cypress Semiconductor Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY62148-70SC
Manufacturer:
CYPRESS
Quantity:
3 000
Part Number:
CY62148-70SC
Manufacturer:
CY
Quantity:
49
Part Number:
CY62148-70SC
Manufacturer:
INTEL
Quantity:
1 460
Part Number:
CY62148-70SC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Features
Functional Description
The CY62148 is a high-performance CMOS static RAM orga-
nized as 524,288 words by 8 bits. Easy memory expansion is
provided by an active LOW Chip Enable (CE), an active LOW
Output Enable (OE), and three-state drivers. This device has
Cypress Semiconductor Corporation
• 4.5V–5.5V operation
• CMOS for optimum speed/power
• Low active power
• Low standby power (L version)
• Automatic power-down when deselected
• TTL-compatible inputs and outputs
• Easy memory expansion with CE and OE options
Logic Block Diagram
WE
CE
OE
— 660 mW (max.)
— 2.75 mW (max.)
A
A
A
A
A
A
A
A
A
A
17
12
14
16
5
6
7
0
1
4
INPUT BUFFER
512 x 256 x 8
DECODER
COLUMN
ARRAY
POWER
DOWN
3901 North First Street
PRELIMINARY
62148-1
an automatic power-down feature that reduces power con-
sumption by more than 99% when deselected.
Writing to the device is accomplished by taking Chip Enable
(CE) and Write Enable (WE) inputs LOW. Data on the eight I/O
pins (I/O
fied on the address pins (A
Reading from the device is accomplished by taking Chip En-
able (CE) and Output Enable (OE) LOW while forcing Write
Enable (WE) HIGH for read. Under these conditions, the con-
tents of the memory location specified by the address pins will
appear on the I/O pins.
The eight input/output pins (I/O
high-impedance state when the device is deselected (CE
HIGH), the outputs are disabled (OE HIGH), or during a write
operation (CE LOW, and WE LOW).
The CY62148 is available in a standard 32 pin 450-mil-wide
body width SOIC and 32 pin TSOP II packages.
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
0
1
2
3
4
5
6
7
0
through I/O
San Jose
512K x 8 Static RAM
7
) is then written into the location speci-
Pin Configuration
GND
I/O
I/O
I/O
0
A
A
A
A
A
A
A
A
A
A
A
A
17
16
14
12
through A
CA 95134
6
5
4
3
2
1
0
0
1
2
7
0
Top View
through I/O
13
14
15
16
1
2
3
4
5
6
7
8
9
10
11
12
TSOP II
SOIC
18
).
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
62148-2
7
) are placed in a
CY62148
A
A
CE
I/O
I/O
I/O
I/O
I/O
V
A
WE
A
A
A
OE
A
18
10
CC
15
13
8
9
11
June 30, 1998
408-943-2600
7
6
5
4
3

Related parts for CY62148-70SC

CY62148-70SC Summary of contents

Page 1

... I/O pins. The eight input/output pins (I/O high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a write operation (CE LOW, and WE LOW). The CY62148 is available in a standard 32 pin 450-mil-wide body width SOIC and 32 pin TSOP II packages. I/O 0 I/O 1 ...

Page 2

... – 0.3V – 0.3V 0.3V, f 25°C, and are included for reference only and are not tested or guaranteed CY62148 CY62148–70 CY62148–100 55 70 120 120 100 A 100 ...

Page 3

... HZCE LZCE HZOE LZOE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of any CY62148 Max. Unit ALL INPUT PULSES 90% 90% 10 62148–70 62148–100 Max. Min. ...

Page 4

... LL CE > V – 0. > V – 0. Ind’ < 0.3V IN DATA RETENTION MODE 3.0V V > CDR OHA . IL 4 CY62148 62148–70 62148–100 Min. Max. Min. Max [2] Min. Typ. Max. 2.0 1 ...

Page 5

... Data I/O is high-impedance 13 goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state. PRELIMINARY DOE DATA VALID 50 SCE PWE t SD DATA VALID 5 CY62148 t HZOE t HZCE HIGH IMPEDANCE t PD 50% ISB 62148 62148-9 ...

Page 6

... Note: 14. During this period the I/Os are in the output state and input signals should not be applied. PRELIMINARY [12, 13 SCE PWE t SD DATA VALID IN [12, 13 SCE PWE t SD DATA VALID 6 CY62148 62148- LZWE 62148-11 ...

Page 7

... I High Data Out Data High Z Ordering Information Speed (ns) Ordering Code 70 CY62148-70SC CY62148-70ZSC CY62148L-70SC CY62148L-70ZSC CY62148LL-70SC CY62148LL-70ZSC CY62148-70SI CY62148-70ZSI CY62148L-70SI CY62148L-70ZSI CY62148LL-70SI CY62148LL-70ZSI 100 CY62148-100SC CY62148-100ZSC CY62148L-100SC CY62148L-100ZSC CY62148LL-100ZSC CY62148LL-100ZSC CY62148-100SI CY62148-100ZSI CY62148L-100SI CY62148L-100ZSI CY62148LL-100SI CY62148LL-100ZSI Document #: 38– ...

Page 8

... Package Diagrams PRELIMINARY 32-Lead (450 MIL) Molded SOIC S34 8 CY62148 51-85081-A ...

Page 9

... The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. PRELIMINARY 32-Lead TSOP II ZS32 CY62148 51-85095 ...

Related keywords