ST72324BJ6 STMicroelectronics, ST72324BJ6 Datasheet - Page 38

• Manufacturer Part Number: ST72324BJ6
• Description: 5V RANGE 8-BIT MCU WITH 8 TO 32K FLASH/ROM, 10-BIT ADC, 4 TIMERS, SPI, SCI INTERFACE
• Manufacturer: STMicroelectronics

Specifications of ST72324BJ6

• Hdflash Endurance: 1 kcycle at 55 °C, data retention 40 years at 85 °C
• Clock Sources: crystal/ceramic resonator oscillators, int. RC osc. and ext. clock input
• 4 Power Saving Modes: Slow, Wait, Active-halt, and Halt

Supply, reset and clock management
6.5.3
6.5.4
38/193
The interrupt on the rising edge is used to inform the application that the V
is over.
If the voltage rise time t
selected by option byte), no AVD interrupt will be generated when V
If t
●
●
Figure 17. Using the AVD to monitor V
Low power modes
Table 10.
Interrupts
The AVD interrupt event generates an interrupt if the AVDIE bit is set and the interrupt mask
in the CC register is reset (RIM instruction).
Table 11.
M
rv
Mode
Wait
Interrupt event
Halt
is greater than 256 or 4096 cycles then:
If the AVD interrupt is enabled before the V
interrupts will be received: the first when the AVDIE bit is set, and the second when the
threshold is reached.
If the AVD interrupt is enabled after the V
AVD interrupt will occur.
AVDF bit
AVD Interrupt
Request
if AVDIE bit = 1
LVD RESET
AVD event
V
V
V
V
IT+(AVD)
IT+(LVD)
IT-(LVD)
IT-(AVD)
Effect of low power modes on SI
AVD interrupt control/wakeup capability
No effect on SI. AVD interrupt causes the device to exit from Wait mode.
The CRSR register is frozen.
V
DD
0
rv
is less than 256 or 4096 CPU cycles (depending on the reset delay
Event flag
AVDF
1
Interrupt process
V
Early warning interrupt
(power has dropped, MCU not
not yet in reset)
hyst
Enable control bit
Reset value
DD
AVDIE
IT+(AVD)
Description
IT+(AVD)
threshold is reached then only one
threshold is reached, then 2 AVD
Exit from Wait
t
1
rv
Yes
Voltage rise time
IT+(AVD)
Interrupt process
DD
0
is reached.
Exit from Halt
warning state
ST72324Bxx
No