ST72361J6 STMicroelectronics, ST72361J6 Datasheet - Page 60

no-image

ST72361J6

Manufacturer Part Number
ST72361J6
Description
8-bit MCU
Manufacturer
STMicroelectronics
Datasheet

Specifications of ST72361J6

Hdflash Endurance
100 cycles, data retention 40 years at 85°C
5 Power Saving Modes
Halt, Auto Wake Up From Halt, Active Halt, Wait and Slow
ST72361
MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK (Cont’d)
Bit 0 = OIF Oscillator interrupt flag
This bit is set by hardware and cleared by software
reading the CSR register. It indicates when set
that the main oscillator has reached the selected
elapsed time (TB1:0).
0: Timeout not reached
1: Timeout reached
Table 16. Main Clock Controller Register Map and Reset Values
60/225
Address
(Hex.)
002Dh
002Eh
SICSR
Reset Value
MCCSR
Reset Value
Register
Label
MCO
7
0
0
AVDIE
CP1
6
0
AVDF
CP0
5
0
CAUTION: The BRES and BSET instructions
must not be used on the MCCSR register to avoid
unintentionally clearing the OIF bit.
LVDRF
SMS
4
0
TB1
3
0
0
TB0
2
0
0
OIE
1
0
0
WDGRF
OIF
0
x
0

Related parts for ST72361J6