FMS6501 Fairchild Semiconductor, FMS6501 Datasheet
FMS6501
Available stocks
Related parts for FMS6501
FMS6501 Summary of contents
Page 1
... Fairchild Semiconductor Corporation FMS6501 Rev. 1.0.4 Description The FMS6501 switch matrix provides flexible options for today’s video applications. The 12 inputs that can be routed to any of nine outputs. Each input can be routed to one or more outputs, but only one input may be routed to any one output ...
Page 2
... Block Diagram IN1 IN2 IN12 SDA SCL ADDR VCC (2) GND (2) © 2004 Fairchild Semiconductor Corporation FMS6501 Rev. 1.0.4 OUT1 OUT2 Figure 1. FMS6501 Block Diagram 2 Programmable Gain 9dB Programmable Enable/Disable OUT9 www.fairchildsemi.com ...
Page 3
... IN7 9 20 IN8 10 19 IN9 11 18 IN10 12 17 IN11 13 16 IN12 14 15 Figure 2. Pin Configuration © 2004 Fairchild Semiconductor Corporation FMS6501 Rev. 1.0.4 Pin Assignments Pin# Name Type OUT1 1 IN1 Input OUT2 2 IN2 Input 3 IN3 Input OUT3 4 IN4 Input OUT4 5 IN5 ...
Page 4
... Symbol T Operating Temperature Range A V Supply Voltage Range CC Electrostatic Discharge Protection Symbol HBM Human Body Model CDM Charged Device Model © 2004 Fairchild Semiconductor Corporation FMS6501 Rev. 1.0.4 Min. -0.3 -0.3 Parameter Parameter Parameter 4 Max. Unit 6 0.3 V ...
Page 5
... Write Notes: 1. Power down places the output in a high-impedance state so multiple FMS6501 devices may be paralleled. Power down also de-selects any input routed to the specified output. 2. When all inputs are OFF, the amplifier input is tied to approximately 150mV and the output goes to approximately 300mV with the 6dB gain setting ...
Page 6
... Adjacent input pair to adjacent output pair. Interfering input is through a closed switch. 4. Crosstalk of eight synchronous switching outputs onto single, asynchronous switching output. 5. Signal-to-Noise Ration (SNR log (714mV / rms noise). © 2004 Fairchild Semiconductor Corporation FMS6501 Rev. 1.0.4 , input bias mode, one-to-one routing, 6dB gain, all inputs AC coupled with pp Conditions ...
Page 7
... Start Hold Time HD,STA t Start Set-up Time Following Clock Low to High SU,STA Notes: 1. 100% tested at 25°C. SDA t BUF SCL SDA © 2004 Fairchild Semiconductor Corporation FMS6501 Rev. 1.0.4 Conditions SDA, SCL, ADDR SDA, SCL, ADDR SCK 1. 1. LOW HD,STA t HD,DAT t SU,STA 2 Figure 3 ...
Page 8
... SCL S SDA START condition Figure 5. Definition of START and STOP conditions © 2004 Fairchild Semiconductor Corporation FMS6501 Rev. 1.0.4 Bit Transfer 2 C spec- One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse. Changes in the line during this time are interpreted as a control signal ...
Page 9
... In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition Figure 6. Acknowledgement on the bus, the device start procedure. The I write to the FMS6501 is shown in Figure R/W ...
Page 10
... Video source must be AC-coupled Figure 9. Bias Mode Input Circuit Output Configuration The FMS6501 outputs may be either coupled. Resistive output loads can be as low as 75Ω, represent- ing a dual, doubly terminated video load. High imped- ance, capacitive loads up to 20pF can also be driven without loss of signal integrity. For standard 75Ω ...
Page 11
... Crosstalk Crosstalk is an important consideration when using the FMS6501. Input and output crosstalk are defined to rep- resent the two major coupling modes in a typical applica- tion. Input crosstalk is crosstalk in the input pins and switches when the interfering signal drives an open switch ...
Page 12
... VIPDEMO Control Software The FMS6501 is configured via an I interface. To facilitate demonstration, Fairchild Semicon- ductor had developed the VIPDEMO trol software to write to the FMS6501 register map. This /2. For 5V cc software is included in the FMS6501DEMO kit. Also included is a parallel port I cable to connect to the demo board. Besides using the ...
Page 13
... Physical Dimensions Dimensions are in millimeters unless otherwise noted. SSOP-28 Figure 15. FMS6501 28-Lead Small Scale Outline Package (SSOP) © 2004 Fairchild Semiconductor Corporation FMS6501 Rev. 1.0.4 13 www.fairchildsemi.com ...
Page 14
... Fairchild Semiconductor Corporation FMS6501 Rev. 1.0.4 14 www.fairchildsemi.com ...