ADC1175CIMTC National Semiconductor, ADC1175CIMTC Datasheet - Page 6

no-image

ADC1175CIMTC

Manufacturer Part Number
ADC1175CIMTC
Description
8-Bit/ 20MHz/ 60mW A/D Converter
Manufacturer
National Semiconductor
Datasheets

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADC1175CIMTC
Manufacturer:
ST
0
Part Number:
ADC1175CIMTC
Manufacturer:
NS/国半
Quantity:
20 000
Company:
Part Number:
ADC1175CIMTC
Quantity:
7 900
Company:
Part Number:
ADC1175CIMTCX
Quantity:
6 900
Part Number:
ADC1175CIMTCX/NOPB
Manufacturer:
NS/TI
Quantity:
75
www.national.com
AC Electrical Characteristics
SNR
SFDR
THD
Symbol
The following specifications apply for AV
f
Converter Electrical Characteristics
Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is func-
tional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed speci-
fications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
Note 2: All voltages are measured with respect to GND = AV
Note 3: When the input voltage at any pin exceeds the power supplies (that is, less than AV
be limited to 25 mA. The 50 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of
25 mA to two.
Note 4: The absolute maximum junction temperatures (T
junction-to-ambient thermal resistance
TSSOP,
this part is 98˚C/W for the EIAJ SOIC). Note that the power dissipation of this device under normal operation will typically be about 101 mW (60 mW quiescent power
+ 33 mW reference ladder power + 8 mW due to 1 TTL loan on each digital output. The values for maximum power dissipation listed above will be reached only when
the ADC1175 is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is re-
versed). Obviously, such conditions should always be avoided.
Note 5: Human body model is 100 pF capacitor discharged through a 1.5k
Note 6: See AN450, Surface Mounting Methods and Their Effect on Product Reliability , or the section entitled Surface Mount found in any post 1986 National
Semiconductor Linear Data Book, for other methods of soldering surface mount devices.
Note 7: The analog inputs are protected as shown below. Input voltage magnitudes up to 6.5V or to 500 mV below GND will not damage this device. However, errors
in the A/D conversion can occur if the input goes above V
be 4.80V
CLK
Note 8: To guarantee accuracy, it is required that AV
Note 9: Typical figures are at T
Level).
Note 10: At least two clock cycles must be presented to the ADC1175 after power up. See Section 4.0 for details.
= 20MHz at 50% duty cycle. Boldface limits apply for T
JA
DC
is 92˚C/W, so P
Signal-to- Noise Ratio
Spurious Free Dynamic
Range
Total Harmonic Distortion
to ensure accurate conversions.
Parameter
D
MAX = 1,358 mW at 25˚C and 815 mW at the maximum operating ambient temperature of 75˚C. (Typical thermal resistance,
J
= 25˚C, and represent most likely parametric norms. Test limits are guaranteed to National’s AOQL (Average Outgoing Quality
JA
, and the ambient temperature, T
DD
DD
f
f
f
f
f
f
f
f
f
f
f
f
= DV
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
DD
and DV
J
= 1.31 MHz, V
= 4.43 MHz, V
= 9.9 MHz, V
= 4.43 MHz, f
= 1.31 MHz, V
= 4.43 MHz, V
= 9.9 MHz, V
= 4.43 MHz,f
= 1.31 MHz, V
= 4.43 MHz, V
= 9.9 MHz, V
= 4.43 MHz, f
max) for this device is 150˚C. The maximum allowable power dissipation is dictated by T
or below GND by more than 50 mV. As an example, if AV
DD
SS
DD
= DV
= +5.0V
be well bypassed. Each supply pin must be decoupled with separate bypass capacitors.
SS
= 0V, unless otherwise specified.
A
CLK
IN
IN
IN
DC
CLK
CLK
, and can be calculated using the formula P
Conditions
(Continued)
resistor. Machine model is 220 pf discharged through ZERO
IN
IN
IN
IN
IN
IN
A
= FS - 2 LSB
= FS - 2 LSB
= FS - 2 LSB
, OE = 0V, V
6
= FS - 2 LSB
= FS - 2 LSB
= FS - 2 LSB
= FS - 2 LSB
= FS - 2 LSB
= FS - 2 LSB
= 30 MHz
= T
= 30 MHz
= 30 MHz
MIN
SS
DS100092-10
to T
or DV
RT
MAX
SS
= +2.6V, V
, or greater than AV
; all other limits T
RB
DD
is 4.75V
= 0.6V, C
(Note 9)
Typical
DD
D
−55
−57
−52
−47
MAX = (T
47
47
42
45
56
58
53
46
or DV
A
= 25˚C (Notes 7, 8)
DC
DD
, the full-scale input voltage must
L
), the current at that pin should
J
max - T
= 20 pF,
(Note 9)
Limits
44
.
A
)/
JA
. In the 24-pin
dB(min)
J
Units
max, the
dB
dB
JA
, of

Related parts for ADC1175CIMTC