TS87C54X2 Temic Semiconductors, TS87C54X2 Datasheet - Page 19

no-image

TS87C54X2

Manufacturer Part Number
TS87C54X2
Description
8-bit CMOS Microcontroller 0-60 MHz
Manufacturer
Temic Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TS87C54X2-LCA
Manufacturer:
CYPRESS
Quantity:
13
Part Number:
TS87C54X2-LCB
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
TS87C54X2-LCC
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
TS87C54X2-LCE
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
TS87C54X2-LIB
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
TS87C54X2-LIC
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
TS87C54X2-MCB
Manufacturer:
ATMEL
Quantity:
500
Part Number:
TS87C54X2-MCB
Manufacturer:
TEMIC
Quantity:
20 000
Part Number:
TS87C54X2-MCC
Manufacturer:
TEMIC
Quantity:
245
Part Number:
TS87C54X2-MCC
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
TS87C54X2-MCE
Manufacturer:
ATMEL
Quantity:
5
Part Number:
TS87C54X2-MIB
Manufacturer:
ATMEL
Quantity:
27
Software may examine FE bit after each reception to check for data errors. Once set, only software or a reset can
clear FE bit. Subsequently received frames with valid stop bits cannot clear FE bit. When FE feature is enabled,
RI rises on stop bit instead of the last data bit (See Figure 7. and Figure 8.).
6.4.2 Automatic Address Recognition
The automatic address recognition feature is enabled when the multiprocessor communication feature is enabled
(SM2 bit in SCON register is set).
Implemented in hardware, automatic address recognition enhances the multiprocessor communication feature by
allowing the serial port to examine the address of each incoming command frame. Only when the serial port
recognizes its own address, the receiver sets RI bit in SCON register to generate an interrupt. This ensures that
the CPU is not interrupted by command frames addressed to other devices.
If desired, you may enable the automatic address recognition feature in mode 1. In this configuration, the stop bit
takes the place of the ninth data bit. Bit RI is set only when the received command frame address matches the
device’s address and is terminated by a valid stop bit.
To support automatic address recognition, a device is identified by a given address and a broadcast address.
NOTE: The multiprocessor communication and automatic address recognition features cannot be enabled in mode 0 (i.e. setting SM2 bit in SCON
register in mode 0 has no effect).
Rev. B - Aug. 31, 1999
SMOD0=X
SMOD0=1
SMOD0=0
SMOD0=1
SMOD0=1
RXD
FE
RI
RXD
FE
RI
RI
Figure 8. UART Timings in Modes 2 and 3
Start
bit
Figure 7. UART Timings in Mode 1
Start
bit
D0
D0
D1
D1
D2
D2
D3
Data byte
D3
Data byte
D4
D4
D5
D5
D6
D6
D7
TS80C54X2/C58X2
TS87C54X2/C58X2
D7
Stop
bit
Ninth
D8
bit
Stop
bit
19

Related parts for TS87C54X2