adc1213s125hn/c1 NXP Semiconductors, adc1213s125hn/c1 Datasheet - Page 27
adc1213s125hn/c1
Manufacturer Part Number
adc1213s125hn/c1
Description
Adc1213s Series Single 12-bit Adc; 65 Msps, 80 Msps, 105 Msps Or 125 Msps; Serial Jesd204a Interface
Manufacturer
NXP Semiconductors
Datasheet
1.ADC1213S125HNC1.pdf
(39 pages)
NXP Semiconductors
Table 18.
Default values are highlighted.
Table 19.
Default values are highlighted.
Table 20.
Default values are highlighted.
ADC1213S_SER
Product data sheet
Bit
7 to 2
1
0
Bit
7
6 to 2
1 to 0
Bit
7 to 5
4
3
2
1
0
Symbol
-
ENABLE
-
Symbol
SW_RST
-
PD[1-0]
Symbol
-
SE_SEL
DIFF_SE
-
CLKDIV2_SEL
DCS_EN
Register SPI control (address 0003h)
Register Reset and Power-down mode (address 0005h)
Register Clock (address 0006h)
11.6.3.1 ADC control registers
11.6.3 Register description
Access
-
R/W
-
Access
R/W
-
R/W
Access
-
R/W
R/W
-
R/W
R/W
Value
111111
0
1
1
Value
0
1
00000
00
01
10
11
Value
000
0
1
0
1
0
0
1
0
1
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 March 2011
Description
not used
ADC SPI control enable:
not used
Description
reset digital part:
not used
Power-down mode:
Description
not used
select SE clock input pin:
differential/single-ended clock input select:
not used
select clock input divider by 2:
duty cycle stabilizer enable:
ADC does not get the next SPI command
ADC gets the next SPI command
no reset
performs a reset of the digital part
normal (power-up)
full power-down
sleep
normal (power-up)
select CLKM input
select CLKP input
fully differential
single-ended
disable
enable
disable
enable
Single 12-bit ADC; serial JESD204A interface
ADC1213S series
© NXP B.V. 2011. All rights reserved.
27 of 39