adc12ds105cisq National Semiconductor Corporation, adc12ds105cisq Datasheet
adc12ds105cisq
Related parts for adc12ds105cisq
adc12ds105cisq Summary of contents
Page 1
... The ADC12DS080/105 is available in a 60-lead LLP package and operates over the industrial temperature range of −40°C to +85°C. Connection Diagram © 2007 National Semiconductor Corporation Features ■ 1 GHz Full Power Bandwidth ■ Clock Duty Cycle Stabilizer ■ ...
Page 2
... Block Diagram Ordering Information Industrial (−40°C www.national.com ≤ ≤ T +85°C) A ADC12DS080CISQ ADC12DS105CISQ 2 20211702 Package 60 Pin LLP 60 Pin LLP ...
Page 3
Pin Descriptions and Equivalent Circuits Pin No. Symbol ANALOG I CMO 9 V ...
Page 4
Pin No. Symbol 57 PD_A 20 PD_B 27 TEST 47 WAM 48 DLC 45 OUTCLK+ 44 OUTCLK- 43 FRAME+ 42 FRAME- www.national.com Equivalent Circuit This is a two-state input controlling Power Down Power Down is enabled ...
Page 5
Pin No. Symbol Equivalent Circuit 38 SD1_A+ 37 SD1_A- 34 SD1_B+ 33 SD1_B- 36 SD0_A+ 35 SD0_A- 32 SD0_B+ 31 SD0_B- 56 SPI_EN 55 SCSb 52 SCLK 54 SDI Description Serial Data Output 1 for Channel A. This is a ...
Page 6
Pin No. Symbol 53 SDO 46 ORA 30 ORB 24 DLL_Lock ANALOG POWER 8, 16, 17, 58 12, 15, AGND Exposed Pad DIGITAL POWER 26, 40, 49 25, 39, 51 DRGND www.national.com ...
Page 7
Absolute Maximum Ratings If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage ( Voltage on Any Pin (Not to exceed 4.2V) Input Current at ...
Page 8
ADC12DS080 Dynamic Converter Electrical Characteristics Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V MHz pF/pin, . Typical values are for T CLK CM CMO L ...
Page 9
Symbol Parameter I Analog Supply Current A I Digital Output Supply Current DR Power Consumption Power Down Power Consumption ADC12DS080 Timing and AC Characteristics Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V ...
Page 10
ADC12DS080 LVDS Electrical Characteristics Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V MHz pF/pin. Typical values are for T CLK CM CMO L amplitude. Boldface ...
Page 11
ADC12DS105 Converter Electrical Characteristics This product is currently under development. As such, the parameters specified are DESIGN TARGETS. The specifica- tions cannot be guaranteed until device characterization has taken place. Unless otherwise specified, the following specifications apply: AGND = DRGND ...
Page 12
Symbol Parameter H3 Third Harmonic Distortion SINAD Signal-to-Noise and Distortion Ratio ADC12DS105 Logic and Power Supply Electrical Characteristics Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V 105 MHz ...
Page 13
ADC12DS105 LVDS Electrical Characteristics Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V 105 MHz pF/pin. Typical values are for T CLK CM CMO L amplitude. Boldface ...
Page 14
Note 10: Typical figures are 25°C and represent most likely parametric norms at the time of product characterization. The typical specifications are not A guaranteed. Note 11: Integral Non Linearity is defined as the deviation of the ...
Page 15
Specification Definitions APERTURE DELAY is the time after the falling edge of the clock to when the input signal is acquired or held for conver- sion. APERTURE JITTER (APERTURE UNCERTAINTY) is the variation in aperture delay from sample to sample. ...
Page 16
Timing Diagrams FIGURE 2. Serial Output Data Format in Single-Lane Mode www.national.com Serial Output Data Timing FIGURE 1. 16 20211714 20211717 ...
Page 17
FIGURE 3. Serial Output Data Format in Dual-Lane Mode 17 20211718 www.national.com ...
Page 18
Transfer Characteristic www.national.com FIGURE 4. Transfer Characteristic 18 20211710 ...
Page 19
Functional Description Operating on a single +3.0 or 3.3V supply, the AD- C12DS080/105 digitizes two differential analog input signals to 12 bits, using a differential pipelined architecture with error correction circuitry and an on-chip sample-and-hold circuit to ensure maximum performance. ...
Page 20
Electrical Specifications section. SDI: Serial Data. Must observe setup/hold requirements with respect to the SCLK. Each cycle is 16-bits long. R/Wb: A value of '1' indicates a read ...
Page 21
Bit 2 Word Alignment Mode. This bit must be set to '0' in the single-lane mode of operation. In dual-lane mode, when this bit is set to '0' the serial data words are offset by half-word. This gives the least ...
Page 22
... Physical Dimensions TOP View...............................SIDE View...............................BOTTOM View www.national.com inches (millimeters) unless otherwise noted 60-Lead LLP Package Ordering Numbers: ADC12DS080CISQ / ADC12DS105CISQ NS Package Number SQA60A 22 ...
Page 23
Notes 23 www.national.com ...
Page 24
... National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders. ...