pca9542a NXP Semiconductors, pca9542a Datasheet - Page 11

no-image

pca9542a

Manufacturer Part Number
pca9542a
Description
Pca9542a 2-channel I2c Multiplexer And Interrupt Logic
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PCA9542A
Manufacturer:
PH
Quantity:
20 000
Part Number:
pca9542aD
Manufacturer:
NXP
Quantity:
3 873
Part Number:
pca9542aD
Manufacturer:
NXP
Quantity:
182
Company:
Part Number:
pca9542aD,118
Quantity:
100
Part Number:
pca9542aDЈ¬118
Manufacturer:
NXP
Quantity:
2 500
Part Number:
pca9542aPW
Manufacturer:
NXP
Quantity:
4 637
Part Number:
pca9542aPW
Manufacturer:
PHI-PB FREE
Quantity:
1 209
Part Number:
pca9542aPW
Manufacturer:
PHILIPS
Quantity:
2 899
Part Number:
pca9542aPW
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
pca9542aPW
Quantity:
453
Part Number:
pca9542aPW/DG118
Manufacturer:
NXP Semiconductors
Quantity:
135
Part Number:
pca9542aPWЈ¬112
Manufacturer:
NXP
Quantity:
3 570
1. Pass gate propagation delay is calculated from the 20
2. A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the V
3. C
4. Measurements taken with a 1 k pull-up resistor and 50 pF load.
Philips Semiconductors
AC CHARACTERISTICS
NOTES:
2004 Sep 29
SYMBOL
t
t
VD:DATH
VD:DATL
t
t
2-channel I
t
t
t
t
HD;STA
SU;STO
HD;DAT
SU;DAT
VD:ACK
the undefined region of the falling edge of SCL.
SU;STA
t
t
H
f
t
L
HIGH
LOW
INT
BUF
t
SCL
b
t
C
t
t
t
SP
t
pwr
pd
pwr
R
F
iv
ir
b
= total capacitance of one bus line in pF.
SDA
SCL
4
4
Propagation delay from SDA to SD
SCL clock frequency
Bus free time between a STOP and START condition
Hold time (repeated) START condition
After this period, the first clock pulse is generated
LOW period of the SCL clock
HIGH period of the SCL clock
Set-up time for a repeated START condition
Set-up time for STOP condition
Data hold time
Data set-up time
Rise time of both SDA and SCL signals
Fall time of both SDA and SCL signals
Capacitive load for each bus line
Pulse width of spikes which must be suppressed
by the input filter
Data valid (HL)
Data valid (LH)
Data valid Acknowledge
INTn to INT active valid time
INTn to INT inactive delay time
LOW level pulse width rejection of INTn inputs
HIGH level pulse width rejection of INTn inputs
P
t
BUF
2
C multiplexer and interrupt logic
S
t
HD;STA
PARAMETER
t
LOW
4
4
t
t
Figure 13. Definition of timing on the I
R
HD;DAT
n
or SCL to SC
typical R
4
t
4
HIGH
n
ON
t
F
11
and and the 15 pF load capacitance.
t
SU;DAT
STANDARD-MODE
MIN
250
500
4.7
4.0
4.7
4.0
4.7
4.0
0
10
0
2
I
2
C-bus
2
C-bus
Sr
MAX
1000
0.3
3.45
100
300
400
0.6
50
1
1
4
2
1
t
SU;STA
t
HD;STA
IH(min)
20 + 0.1C
20 + 0.1C
MIN
100
500
1.3
0.6
1.3
0.6
0.6
0.6
0
of the SCL signal) in order to bridge
FAST-MODE
0
1
2
I
2
C-bus
b
b
3
3
t
SP
t
SU;STO
MAX
0.3
400
300
300
400
0.9
0.6
50
1
1
4
2
PCA9542A
1
Product data sheet
SU00645
P
UNIT
kHz
ns
ns
ns
ns
ns
ns
s
s
s
s
s
s
s
s
s
s
s
s
s
s

Related parts for pca9542a