adv7342 Analog Devices, Inc., adv7342 Datasheet - Page 53

no-image

adv7342

Manufacturer Part Number
adv7342
Description
Multiformat Video Encoder Six, 11-bit, 297 Mhz Dacs
Manufacturer
Analog Devices, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
adv7342BST-3
Manufacturer:
ADI
Quantity:
300
Part Number:
adv7342BSTZ
Manufacturer:
MITSUMI
Quantity:
16 675
Part Number:
adv7342BSTZ-3
Manufacturer:
ADI
Quantity:
300
Part Number:
adv7342BSTZ-3
Manufacturer:
AD
Quantity:
8 000
Part Number:
adv7342KSTZ-3
Manufacturer:
ADI
Quantity:
364
ED/HD Sinc Compensation Filter Response
Subaddress 0x33, Bit 3
The ADV7342/ADV7343 include a filter designed to counter
the effect of sinc roll-off in DAC 1, DAC 2, and DAC 3 while
operating in ED/HD mode. This filter is enabled by default. It
can be disabled using Subaddress 0x33, Bit 3. The benefit of the
filter is illustrated in Figure 66 and Figure 67.
ED/HD TEST PATTERN COLOR CONTROLS
Subaddress 0x36 to Subaddress 0x38
Three 8-bit registers at Subaddress 0x36 to Subaddress 0x38
are used to program the output color of the internal ED/HD
test pattern generator (Subaddress 0x31, Bit 2 = 1), whether it
be the lines of the cross hatch pattern or the uniform field test
pattern. They are not functional as color controls for external
pixel data input.
The values for the luma (Y) and the color difference (Cr and
Cb) signals used to obtain white, black, and saturated primary
and complementary colors conform to the ITU-R BT.601-4
standard.
Table 41 shows sample color values that can be programmed
into the color registers when the output standard selection is set
to EIA 770.2/EIA 770.3 (Subaddress 0x30, Bits[1:0] = 00).
–0.1
–0.2
–0.3
–0.4
–0.5
–0.1
–0.2
–0.3
–0.4
–0.5
0.5
0.4
0.3
0.2
0.1
0.5
0.4
0.3
0.2
0.1
0
0
0
0
Figure 67. ED/HD Sinc Compensation Filter Disabled
Figure 66. ED/HD Sinc Compensation Filter Enabled
5
5
10
10
FREQUENCY (MHz)
FREQUENCY (MHz)
15
15
20
20
25
25
30
30
Rev. 0 | Page 53 of 88
Table 41. Sample Color Values for EIA 770.2/EIA 770.3
ED/HD Output Standard Selection
Sample Color
White
Black
Red
Green
Blue
Yellow
Cyan
Magenta
COLOR SPACE CONVERSION MATRIX
Subaddress 0x03 to Subaddress 0x09
The internal color space conversion (CSC) matrix automatically
performs all color space conversions based on the input mode
programmed in the mode select register (Subaddress 0x01,
Bits[6:4]). Table 42 and Table 43 show the options available in
this matrix.
An SD color space conversion from RGB-in to YPrPb-out is
possible. An ED/HD color space conversion from RGB-in to
YPrPb-out is not possible.
Table 42. SD Color Space Conversion Options
Input
YCrCb
YCrCb
RGB
RGB
1
Table 43. ED/HD Color Space Conversion Options
Input
YCrCb
YCrCb
RGB
ED/HD Manual CSC Matrix Adjust Feature
The ED/HD manual CSC matrix adjust feature provides custom
coefficient manipulation for color space conversions and is used
in ED and HD modes only. The ED/HD manual CSC matrix
adjust feature can be enabled using Subaddress 0x02, Bit 3.
Normally, there is no need to enable this feature because the CSC
matrix automatically performs the color space conversion based
on the input mode chosen (ED or HD) and the input and output
color spaces selected (see Table 43). For this reason, the ED/HD
manual CSC matrix adjust feature is disabled by default.
CVBS/YC outputs are available for all CSC combinations.
Output
YPrPb
RGB
YPrPb
RGB
Output
YPrPb
RGB
RGB
1
235
16
81
145
41
210
170
106
YPrPb/RGB Out
(Reg. 0x02, Bit 5)
1
0
0
YPrPb/RGB Out
(Reg. 0x02, Bit 5)
1
0
1
0
Y Value
(0xEB)
(0x10)
(0x51)
(0x91)
(0x29)
(0xD2)
(0xAA)
(0x6A)
128
128
240
34
110
146
16
222
ADV7342/ADV7343
Cr Value
(0x80)
(0x80)
(0xF0)
(0x22)
(0x6E)
(0x92)
(0x10)
(0xDE)
RGB In/YCrCb In
(Reg. 0x35, Bit 1)
0
0
1
RGB In/YCrCb In
(Reg. 0x87, Bit 7)
0
0
1
1
128
128
90
54
240
16
166
202
Cb Value
(0x80)
(0x80)
(0x5A)
(0x36)
(0xF0)
(0x10)
(0xA6)
(0xCA)

Related parts for adv7342