enc28j60 Microchip Technology Inc., enc28j60 Datasheet - Page 41

no-image

enc28j60

Manufacturer Part Number
enc28j60
Description
Stand-alone Ethernet Controller With Spi Interface
Manufacturer
Microchip Technology Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
enc28j60-H
Manufacturer:
Olimex Ltd.
Quantity:
135
Part Number:
enc28j60-I/ML
Manufacturer:
MICROCHIP
Quantity:
3 100
Part Number:
enc28j60-I/ML
Manufacturer:
MICROCHI
Quantity:
20 000
Company:
Part Number:
enc28j60-I/ML
Quantity:
3
Part Number:
enc28j60-I/SO
Manufacturer:
MICROCHIP
Quantity:
7 780
Part Number:
enc28j60-I/SO
Manufacturer:
MICROCHIP
Quantity:
50
Part Number:
enc28j60-I/SO
Manufacturer:
MICROCHIP
Quantity:
50
Part Number:
enc28j60-I/SO
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
enc28j60-I/SO
0
Company:
Part Number:
enc28j60-I/SO
Quantity:
10
Part Number:
enc28j60-I/SP
Manufacturer:
MICROCHIP
Quantity:
6 500
Part Number:
enc28j60-I/SP
Manufacturer:
MICROCHIP
Quantity:
2 000
Part Number:
enc28j60-I/SP
Manufacturer:
MICROCHIP
Quantity:
5 000
Company:
Part Number:
enc28j60-I/SP
Quantity:
1 150
Part Number:
enc28j60-I/SS
Manufacturer:
MURATA
Quantity:
30 000
Part Number:
enc28j60-I/SS
0
Part Number:
enc28j60/SO
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
enc28j60/SS
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
7.0
7.1
The MAC inside the ENC28J60 will automatically gener-
ate the preamble and start-of-frame delimiter fields when
transmitting. Additionally, the MAC can generate any
padding (if needed) and the CRC if configured to do so.
The host controller must generate and write all other
frame fields into the buffer memory for transmission.
FIGURE 7-1:
© 2006 Microchip Technology Inc.
bit 7-4
bit 3
bit 2
bit 1
bit 0
TRANSMITTING AND
RECEIVING PACKETS
Transmitting Packets
Unused
PHUGEEN: Per Packet Huge Frame Enable bit
When POVERRIDE = 1:
1 = The packet will be transmitted in whole
0 = The MAC will transmit up to the number of bytes specified by MAMXFL. If the packet is larger
When POVERRIDE = 0:
This bit is ignored.
PPADEN: Per Packet Padding Enable bit
When POVERRIDE = 1:
1 = The packet will be zero padded to 60 bytes if it is less than 60 bytes
0 = The packet will be trasmitted without adding any padding bytes
When POVERRIDE = 0:
This bit is ignored.
PCRCEN: Per Packet CRC Enable bit
When POVERRIDE = 1:
1 = A valid CRC will be calculated and attached to the frame
0 = No CRC will be appended. The last 4 bytes of the frame will be checked for validity as a
When POVERRIDE = 0:
This bit is ignored.
POVERRIDE: Per Packet Override bit
1 = The values of PCRCEN, PPADEN and PHUGEEN will override the configuration defined by
0 = The values in MACON3 will be used to determine how the packet will be transmitted
bit 7
than MAMXFL, it will be aborted after MAMXFL is reached.
CRC.
MACON3
FORMAT FOR PER PACKET CONTROL BYTES
Preliminary
PHUGEEN
Additionally, the ENC28J60 requires a single per packet
control byte to precede the packet for transmission. The
per packet control byte is organized as shown in
Figure 7-1. Before transmitting packets, the MAC
registers which alter the transmission characteristics
should be initialized as documented in Section 6.0
“Initialization”.
For an example of how the entire transmit packet and
results will look in memory, see Figure 7-2.
PPADEN
PCRCEN
ENC28J60
POVERRIDE
DS39662B-page 39
bit 0

Related parts for enc28j60