at24c64b ATMEL Corporation, at24c64b Datasheet

no-image

at24c64b

Manufacturer Part Number
at24c64b
Description
2-wire Serial Eeprom 64k 8192 X 8
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
at24c64b-10PU-2.7
Manufacturer:
Atmel
Quantity:
2 000
Part Number:
at24c64b-10PU-2.7
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at24c64b-10TU-2.7
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at24c64b-PU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at24c64bN-10SI-1.8
Manufacturer:
TDK-EPCOS
Quantity:
34 000
Part Number:
at24c64bN-10SI-2.7
Manufacturer:
ATMEL
Quantity:
1 000
Part Number:
at24c64bN-10SU-1.8
Manufacturer:
Atmel
Quantity:
10
Part Number:
at24c64bN-10SU-2.7
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at24c64bN-SH-B
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Features
Description
The AT24C64B provides 65,536 bits of serial electrically erasable and programmable
read only memory (EEPROM) organized as 8192 words of 8 bits each. The device’s
cascadable feature allows up to 8 devices to share a common 2-wire bus. The device
is optimized for use in many industrial and commercial applications where low power
and low voltage operation are essential. The AT24C64B is available in space saving
8-lead JEDEC SOIC and 8-lead TSSOP packages and is accessed via a 2-wire serial
interface. In addition, the entire family is available in 2.7V (2.7 to 5.5V) and 1.8V (1.8
to 5.5V) versions.
Low-voltage and Standard-voltage Operation
Low-power Devices (I
Internally Organized 8192 x 8
2-Wire Serial Interface
Schmitt Trigger, Filtered Inputs for Noise Suppression
Bi-directional Data Transfer Protocol
400 kHz Clock Rate
Write Protect Pin for Hardware Data Protection
32-Byte Page Write Mode (Partial Page Writes Allowed)
Self-Timed Write Cycle (5 ms max)
High Reliability
Lead-free/Halogen-free Devices Available
8-lead JEDEC SOIC and 8-lead TSSOP Packages
Die Sales: Wafer Form, Waffle Pack, and Bumped Wafers
– 2.7 (V
– 1.8 (V
– Endurance: 1 Million Write Cycles
– Data Retention: 100 Years
Pin Configurations
Pin Name
A0 - A2
SDA
SCL
WP
CC
CC
= 2.7 to 5.5V)
= 1.8 to 5.5V)
Function
Address Inputs
Serial Data
Serial Clock Input
Write Protect
SB
= 6 µA at 5.5V) Available
GND
GND
A0
A1
A2
A0
A1
A2
8-lead TSSOP
8-lead SOIC
1
2
3
4
1
2
3
4
8
7
6
5
8
7
6
5
VCC
WP
SCL
SDA
VCC
WP
SCL
SDA
2-Wire
Serial EEPROM
64K (8192 x 8)
AT24C64B
2-Wire, 32K
Serial E
2
PROM
3350E–SEEPR–9/07

Related parts for at24c64b

at24c64b Summary of contents

Page 1

... The device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. The AT24C64B is available in space saving 8-lead JEDEC SOIC and 8-lead TSSOP packages and is accessed via a 2-wire serial interface ...

Page 2

... Device Addressing section). If the pins are left floating, the A2, A1 and A0 pins will be internally pulled down to GND if the capacitive cou- AT24C64B 2 *NOTICE: ...

Page 3

... If the pin is left floating, the WP pin will be internally pulled down to GND if the capacitive coupling to the circuit board V recommends connecting the pin to GND. 3. Memory Organization AT24C64B, 64K SERIAL EEPROM: The 64K is internally organized as 256 pages of 32 bytes each. Random word addressing requires a 13 bit data word address. Pin Capacitance (1) ...

Page 4

... Page Mode ) Notes: 1. This parameter is characterized and is not 100% tested (T 2. This parameter is characterized and is not 100% tested. AT24C64B 4 = -40°C to +85° Parameter (1) (2) = 25° +1.8V to +5.5V TTL Gate and CC AT24C64B 1.8V – 3.6V 5.0V Min Max Min Max 400 400 1.3 1.2 0.6 0.6 100 50 0.2 ...

Page 5

... EEPROM in 8-bit words. The EEPROM sends a zero during the ninth clock cycle to acknowl- edge that it has received each word. STANDBY MODE: The AT24C64B features a low power standby mode which is enabled: a) upon power-up and b) after the receipt of the Stop bit and the completion of any internal operations ...

Page 6

... Write Cycle Timing SCL: Serial Clock, SDA: Serial Data I/O SCL SDA 8th BIT WORDn Note: 1. The write cycle time t is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle. WR AT24C64B 6 t HIGH LOW LOW ...

Page 7

Data Validity SDA SCL 9. Start and Stop Definition SDA SCL 10. Output Acknowledge SCL DATA IN DATA OUT 3350E–SEEPR–9/07 DATA STABLE DATA STABLE DATA CHANGE START 1 START STOP 8 9 ACKNOWLEDGE 7 ...

Page 8

... A low-V prevent data corruption in a noisy environment. DATA SECURITY: The AT24C64B has a hardware data protection scheme that allows the user to write protect the upper quadrant (16K bits) of memory when the WP pin 12. Write Operations BYTE WRITE: A write operation requires two 8-bit data word addresses following the device address word and acknowledgment ...

Page 9

... The address “roll over” during read is from the last byte of the last memory page, to the first byte of the first page. The address “roll over” during write is from the last byte of the current page to the first byte of the same page ...

Page 10

... Figure 13-2. Byte Write Figure 13-3. Page Write Note DON’T CARE bits Figure 13-4. Current Address Read AT24C64B 10 3350E–SEEPR–9/07 ...

Page 11

Figure 13-5. Random Read Note DON’T CARE bits Figure 13-6. Sequential Read 3350E–SEEPR–9/07 11 ...

Page 12

... AT24C64B Ordering Information Ordering Code (2) AT24C64BN-10SU-2.7 (2) AT24C64BN-10SU-1.8 (2) AT24C64B-10TU-2.7 (2) AT24C64B-10TU-1.8 (3) AT24C64B-W1.8-11 Notes: 1. For 2.7V devices used in the 4.5V to 5.5V range, please refer to performance values in the AC and DC characteristics tables. 2. “U” designates Green Package & RoHS compliant. 3. Available in waffle pack and wafer form; order as SL719 for wafer form. Bumped die available upon request. Please contact Serial EEPROM Marketing ...

Page 13

Packaging Information 8S1 – JEDEC SOIC TOP VIEW TOP VIEW e e SIDE VIEW SIDE VIEW Note: These drawings are for general information only. Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions, tolerances, datums, etc. 1150 E. ...

Page 14

... Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08 mm total in excess of the b dimension at maximum material condition. Dambar cannot be located on the lower radius of the foot. Minimum space between protrusion and adjacent lead is 0.07 mm. 5. Dimension D and determined at Datum Plane H. 2325 Orchard Parkway San Jose, CA 95131 R AT24C64B TITLE 8A2, 8-lead, 4 ...

Page 15

Revision History Doc. Rev. 3350E 3350E–SEEPR–9/07 Date Comments 9/2007 Updated to new template; implemented revision history. 15 ...

Page 16

... Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. © 2007 Atmel Corporation. All rights reserved. Atmel Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others. International Atmel Asia ...

Related keywords