at24c64b ATMEL Corporation, at24c64b Datasheet - Page 9

no-image

at24c64b

Manufacturer Part Number
at24c64b
Description
2-wire Serial Eeprom 64k 8192 X 8
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
at24c64b-10PU-2.7
Manufacturer:
Atmel
Quantity:
2 000
Part Number:
at24c64b-10PU-2.7
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at24c64b-10TU-2.7
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at24c64b-PU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at24c64bN-10SI-1.8
Manufacturer:
TDK-EPCOS
Quantity:
34 000
Part Number:
at24c64bN-10SI-2.7
Manufacturer:
ATMEL
Quantity:
1 000
Part Number:
at24c64bN-10SU-1.8
Manufacturer:
Atmel
Quantity:
10
Part Number:
at24c64bN-10SU-2.7
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at24c64bN-SH-B
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
13. Read Operations
Figure 13-1. Device Address
3350E–SEEPR–9/07
Read operations are initiated the same way as write operations with the exception that the
read/write select bit in the device address word is set to one. There are three read operations:
current address read, random address read and sequential read.
CURRENT ADDRESS READ: The internal data word address counter maintains the last
address accessed during the last read or write operation, incremented by one. This address
stays valid between operations as long as the chip power is maintained. The address “roll over”
during read is from the last byte of the last memory page, to the first byte of the first page. The
address “roll over” during write is from the last byte of the current page to the first byte of the
same page.
Once the device address with the read/write select bit set to one is clocked in and acknowledged
by the EEPROM, the current address data word is serially clocked out. The microcontroller does
not respond with an input zero but does generate a following stop condition (see
page 12).
RANDOM READ: A random read requires a “dummy” byte write sequence to load in the data
word address. Once the device address word and data word address are clocked in and
acknowledged by the EEPROM, the microcontroller must generate another start condition. The
microcontroller now initiates a current address read by sending a device address with the
read/write select bit high. The EEPROM acknowledges the device address and serially clocks
out the data word. The microcontroller does not respond with a zero but does generate a follow-
ing stop condition (see
SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a ran-
dom address read. After the microcontroller receives a data word, it responds with an
acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment
the data word address and serially clock out sequential data words. When the memory address
limit is reached, the data word address will “roll over” and the sequential read will continue. The
sequential read operation is terminated when the microcontroller does not respond with a zero
but does generate a following stop condition (see
Figure 13-5
on page 12).
Figure 13-6
on page 12).
Figure 13-4
on
9

Related parts for at24c64b