at49ld3200 ATMEL Corporation, at49ld3200 Datasheet - Page 12

• Manufacturer Part Number: at49ld3200
• Description: At49ld3200 32-megabit 1m X 32 Or 2m X 16 High-speed Synchronous Flash Memory
• Manufacturer: ATMEL Corporation

Power-up
Mode Selection Control
Address Decoding
Mode Register Set (MRS)
12
AT49LD3200(B)
and all the address inputs are ignored. In addition, entering a Mode Register Set com-
mand in the middle of a normal operation results in an illegal state in the
AT49LD3200(B).
The following power-up sequence is recommended.
1. Apply power and start clock. Hold the MR, CKE and DQM inputs high; all other
2. Set WORD to the desired state (prior to any device operation).
3. To change the default Mode Register Set values, perform a Mode Register Set
4. At the end of three clock cycles after the mode register set cycle, the device is
When the above sequence is used for power-up, all outputs will be in high impedance
state. The high impedance of outputs is not guaranteed in any other power-up
sequence.
For AT49LD3200B, Asynchronous Boot Block will be selected after power-up.
Mode selection is controlled by the polarity of WORD pin. WORD should be set to the
desired state during power-up and prior to any device operation. The AT49LD3200(B)
can be organized as either double word wide (x32) or word wide (x16). The organization
is selected via the WORD pin. When WORD is asserted high (V
wide organization is selected. When WORD is asserted low (V
zation is selected.
The address bits required to decode one of the available cell locations out of the total
depth are multiplexed onto the address select pins and latched by externally applying
two commands. The first command, RAS asserted low, latches the row address into the
device. A second command, CAS asserted low, subsequently latches the column
address.
The mode register stores the data for controlling the various operating modes of
AT49LD3200(B). It programs the RAS latency, CAS latency, burst length, burst type,
s e l e c t s p r o d u c t ID R e a d o r ac ti v a te s t h e A s y n c h r on o u s B o o t B l o c k . Fo r
AT49LD3200(B), the default value of the mode register is defined as array read with
RAS latency = 2, CAS latency = 5, burst length = 4, sequential burst type. When and if
the user wants to change its values, the user must exit from power-down mode and start
Mode Register Set before entering normal operation mode. The mode register is repro-
grammed by asserting low on CS, RAS, CAS and MR (the AT49LD3200(B) should be in
active mode with CKE already high prior to writing the mode register). The state of
address pins A
written in the mode register. Three clock cycles are required to complete the program in
the mode register, therefore after a Mode Register Set command is completed, no new
commands can be issued for 3 clock cycles and CS or MR must be high within 3 clock
cycles. The mode register is divided into various fields, depending on functionality. The
burst length field uses A
umn address) uses A
product ID read uses A7. Refer to Mode Register Control Table for specific codes for
various burst lengths, burst types, CAS latencies, RAS latencies, and read modes.
pins are a NOP condition at the inputs before or along with V
supply.
cycle to program the RAS latency, CAS latency, burst length and burst type.
ready for operation.
0
~ A
7
in the same cycle as CS, RAS, CAS and MR going low is the data
3
~ A
0
~ A
5
, RAS latency uses A
1
, burst type uses A
2
, CAS latency (read latency from col-
6
(RAS to CAS delay), array read or
IL
), the word-wide organi-
CC
IH
(and V
), the double word-
1940B–FLASH–11/01
CCQ
)