tmp88ch40img TOSHIBA Semiconductor CORPORATION, tmp88ch40img Datasheet - Page 19

no-image

tmp88ch40img

Manufacturer Part Number
tmp88ch40img
Description
8 Bit Microcontroller
Manufacturer
TOSHIBA Semiconductor CORPORATION
Datasheet
Main system clock
Divider Control Register
(0030H)
CGCR
Note 1: fc: the high-frequency clock [Hz], *: Don’t care
Note 2: The CGCR Register bits 4 and 3 show an indeterminate value when read.
Note 3: Be sure to write “0” to CGCR Register bits 7, 6, 2, 1 and 0.
States
DV1CK
7
0
(2)
870/X series has 15 types of instructions, from 1-cycle instructions which are executed in one
machine cycle up to 15-cycle instructions that require a maximum of 15 machine cycles.
clock cycle.
Machine cycle
Instruction execution and the internal hardware operations are synchronized to the system clocks.
The minimum unit of instruction execution is referred to as the “mgmachine cycle”. The TLCS-
A machine cycle consists of four states (S0 to S3), with each state comprised of one main system
1/fc
S0
6
0
Selects input clock to the first
divider stage
DV1CK
(0.20 µs at 20 MHz)
5
S1
Machine cycle
Figure 2-5 Machine Cycles
4
S2
0: fc/4
1: fc/8
3
Page 11
S3
2
0
S0
1
0
0
0
S1
(Initial value: 000* *000)
S2
S3
TMP88CH40IMG
R/W

Related parts for tmp88ch40img