ml7074a-003 Oki Semiconductor, ml7074a-003 Datasheet

no-image

ml7074a-003

Manufacturer Part Number
ml7074a-003
Description
Voip Codec
Manufacturer
Oki Semiconductor
Datasheet
The ML7074-003GA is a speech CODEC for VoIP. This LSI allows selection of G.729.A, G.726, or G.711
• Single 3.3 V power supply operation (DV
• Speech CODEC:
• Echo canceller for 32 ms delay
• DTMF detect function
• Tone detect function: 2 systems (1650 Hz, 2100 Hz: Detect frequency can be changed.)
• Tone generate function
• FSK generate function
• Dial pulse detect function
• Dial pulse transmit function
• Internal 1-channel 16-bit timer
• Master clock frequency: 4.096 MHz (crystal oscillation or external input)
• Hardware or software power down operation possible.
• Analog input/output type:
• Package:
• Ordering part number:
standard as a speech CODEC. The LSI is optimum for adding VoIP functions to TAs, routers, etc., since it has the
functions of an echo canceller for 32 msec delay, DTMF detection, tone detection, tone generation, etc.
GENERAL DESCRIPTION
FEATURES
• Built-in FIFO buffers (640 bytes) for transferring transmit and receive data
OKI Semiconductor
ML7074-003 GA
VoIP CODEC
ML7074-003GA
Frame/DMA (slave) interface selectable.
64-pin plastic QFP (QFP64-P-1414-0.80-BK)
Two built-in input amplifiers, 10 MΩ driving
Two built-in output amplifiers, 10 kΩ driving
Selectable among G.729.A (8 kbps), G726 (32 kbps), G.711 (64 kbps) µ-law, and A-law
Mutual conversion function between G.729.A (8 kbps) and G.726 (32 kbps).
DD
0, 1, 2, AV
DD
: 3.0 to 3.6 V)
FEDL7074-003DIGEST-01
Issue Date: Oct. 27, 2003
1/31

Related parts for ml7074a-003

ml7074a-003 Summary of contents

Page 1

... OKI Semiconductor ML7074-003 GA VoIP CODEC GENERAL DESCRIPTION The ML7074-003GA is a speech CODEC for VoIP. This LSI allows selection of G.729.A, G.726, or G.711 standard as a speech CODEC. The LSI is optimum for adding VoIP functions to TAs, routers, etc., since it has the functions of an echo canceller for 32 msec delay, DTMF detection, tone detection, tone generation, etc. ...

Page 2

... OKI Semiconductor BLOCK DIAGRAM FEDL7074-003FULL-01 ML7074-003 GA GPO1 GPO0 GPI1 GPI0 TST3 TST2 TST1 TST0 PDNB AVDD AGND DGND2 DVDD2 DGND1 DGND0 DVDD0 DVDD1 XO XI 2/31 ...

Page 3

... OKI Semiconductor PIN ASSIGNMENT (TOP VIEW) AVDD 49 AIN0P 50 AIN0N 51 GSX0 52 GSX1 53 AIN1N 54 AVREF 55 VFRO0 56 VFRO1 57 AGND 58 DGND2 DVDD2 62 TST3 63 TST2 64 ML7074-003 64-pin plastic QFP FEDL7074-003FULL-01 ML7074-003 GA D15 32 D14 31 D13 30 D12 29 D11 28 D10 ...

Page 4

... OKI Semiconductor PIN DESCRIPTIONS Pin Symbol I/O PDNB = “0” No. 1 TST1 I “0” 2 TST0 I “0” 3 PCMO O “Hi-z” 4 PCMI BCLK I/O “L” SYNC I/O “L”   ACK0B ACK1B I I FR0B 10 O ”H” ...

Page 5

... OKI Semiconductor D10 I D11 I D12 I D13 I D14 I D15 I/O I   PDNB I “0” 43 CLKSEL I I  ...

Page 6

... OKI Semiconductor 56 VFRO0 O “Hi-z” 57 VFRO1 O “Hi-z”  58 AGND  59 DGND2 “H”  TST3 I “0” 64 TST2 I “0” AMP2 Output (10 kΩ driving) AMP3 Output (10 kΩ driving) Analog ground (0.0 V) Digital ground (0.0 V) 4.096 MHz crystal oscillator I/F, 4.096 MHz clock input 4 ...

Page 7

... OKI Semiconductor ABSOLUTE MAXIMUM RATINGS Parameter Symbol Analog power supply VDA voltage Digital power supply voltage V DD Analog input voltage VAIN VDIN1 Digital input voltage VDIN2 Storage temperature range Tstg RECOMMENDED OPERATING CONDITIONS (Unless otherwise specified 3 −20 to +60°C) ...

Page 8

... OKI Semiconductor ELECTRICAL CHARACTERISTICS DC Characteristics (Unless otherwise specified 3 −20 to +60°C) Parameter Symbol ISS Power supply current Digital input pin IIH input leakage current IIL Digital I/O pin IOZH output leakage current IOZL High level output VOH ...

Page 9

... OKI Semiconductor Analog Interface (Unless otherwise specified 3 −20 to +60°C) Parameter Symbol Input resistance *1 RIN Output load resistance RL Output load capacitance CL Offset voltage VOF Output voltage level *2 VO Notes: *1 Guaranteed design value *2 −7.7 dBm (600Ω dBm0, +3.17 dBm0 = 1.3 Vpp ...

Page 10

... OKI Semiconductor AC Characteristics CODEC (Speech CODEC in G.711 (µ-law) Mode) (Unless otherwise specified 3 −20 to +60°C) Parameter Symbol LT1 LT2 Transmit frequency LT3 characteristics LT4 LT5 LT6 LR2 LR3 Receive frequency LR4 characteristics LR5 LR6 SDT1 SDT2 Transmit signal to noise ...

Page 11

... OKI Semiconductor Gain Setting (Speech CODEC in G.711 (µ-law) Mode) (Unless otherwise specified 3 −20 to +60°C) Parameter Symbol Transmit and receive GAC gain setting accuracy Tone Output (Speech CODEC in G.711 (µ-law) Mode) (Unless otherwise specified 3 − ...

Page 12

... OKI Semiconductor PDNB, XO, AVREF Timings (Unless otherwise specified 3 −20 to +60°C) Parameter Symbol Power down signal pulse tPDNB width Oscillation start-up time txtal AVREF rise time tAVREF Initialization mode start-up tINIT time * α value that depends on the oscillation stabilizing time when using a crystal oscillator. ...

Page 13

... OKI Semiconductor PCM I/F Mode (Unless otherwise specified 3 −20 to +60°C) Parameter Bit clock frequency Bit clock duty ratio Sync signal frequency dSYNC1 Sync signal duty ratio dSYNC2 Transmit/receive signal sync timing Input setup time Input hold time Digital output delay time ...

Page 14

... OKI Semiconductor BCLK tBS tSB tWS SYNC tSDX tXD1 Hi-z MSB PCMO Fig. 4 PCM I/F mode output timing (long frame) BCLK tBS tSB tWS SYNC tXD1 Hi-z MSB PCMO Fig. 5 PCM I/F mode output timing (short frame tXD2 LSB G ...

Page 15

... OKI Semiconductor Control Register Interface (Unless otherwise specified 3 −20 to +60°C) Parameter Symbol Address setup time Address hold time Write data setup time tWDS Write data hold time tWDH CSB setup time CSB hold time WRB pulse width ...

Page 16

... OKI Semiconductor Transmit and Receive Buffer Interface (in Frame Mode) (Unless otherwise specified 3 −20 to +60°C) Parameter Symbol FR1B setup time tF1S FR1B output delay time tF1D Address setup time Address hold time Write data setup time tWDS Write data hold time ...

Page 17

... OKI Semiconductor Transmit and Receive Buffer Interface (in DMA Mode) (Unless otherwise specified 3 −20 to +60°C) Parameter Symbol DMARQ1B setup time tDR1S tDR1RD DMARQ1B output delay time tDR1FD Address setup time Address hold time Write data setup time tWDS ...

Page 18

... OKI Semiconductor PIN FUNCTION DESCRIPTIONS AIN0N, AIN0P, GSX0, AIN1N, GSX1 These are the analog transmit input and transmit level adjust pins. Each of AIN0N and AIN1N is connected to each of the inverting input pins of the built-in transmit amplifiers AMP0 and AMP1, and AIN0P is connected to the non-inverting input pin of AMP0 ...

Page 19

... OKI Semiconductor AVREF This is the output pin for the analog signal ground potential. The output potential at this pin will be about 1.4 V. Connect a 2.2 to 4.7 µF (aluminum electrolytic type) capacitor and a 0.1 µF (ceramic type) capacitor in parallel between this pin and the GND pin as bypass capacitors. The output at the AVREF pin goes to 0 the power down mode. The voltage starts rising after the power down mode is released (PDNB = “ ...

Page 20

... OKI Semiconductor TST0, TST1, TST2, TST3 These are input pins for testing purposes only. Keep the inputs to these pins at the “0” level during normal use conditions. INTB This is the interrupt request output pin. An “L” level is output for a duration of about 1.0 µsec at this pin when there is a change in state of an interrupt cause. This output will be maintained at the “ ...

Page 21

... OKI Semiconductor These are the address input pins for use during an access of the frame, DMA, or control registers. The different addresses will be the following. Transmit buffer (TX Buffer 10xxxxxxb (the lower 6 bits are not valid) Receive buffer (RX Buffer 01xxxxxxb (the lower 6 bits are not valid) ...

Page 22

... OKI Semiconductor FR0B (DMARQ0B) • FR0B (In frame mode, CR11-B7 = “0”) This is the transmit frame output pin which outputs the signal when the transmit buffer is full during frame access. This pin outputs an “L” level when the transmit buffer becomes full, and maintains that “L” level output until a specific number of words are read out from the MCU. • ...

Page 23

... OKI Semiconductor CLKSEL This is the input/output control input pin of SYNC and BCLK. The pin becomes input at “0” level and output at “1” level. SYNC This is the 8 kHz sync signal input/output pin of PCM signals. When CLKSEL is “0”, input continuously an 8 kHz clock synchronous with BCLK. Further, when CLKSEL is “ ...

Page 24

... OKI Semiconductor 16-Bit linear Long frame synchronization mode (CR0-B1 = "0") SYNC (IN/OUT) BCLK (IN/OUT) PCMI Hi-z PCMO 16-Bit linear Short frame synchronization mode (CR0-B1 = "1") SYNC (IN/OUT) BCLK (IN/OUT) PCMI Hi-z PCMO G.711 (µ-law, A-law) Long frame synchronization mode (CR0-B1 = "0") ...

Page 25

... OKI Semiconductor FUNCTION DESCRIPTION Echo Canceller The block diagram of the echo canceller is shown in Fig. 39. EXAMPLE OF CONFIGURATION Analog I/F mode GSX0 10kΩ Linear PCM Codec AIN0N AMP0 AIN0P A/D BPF GSX1 10kΩ AIN1N AMP1 STGAIN 10kΩ D/A LPF VFRO0 AMP2 10kΩ ...

Page 26

... OKI Semiconductor PCM I/F Mode GSX0 10kΩ Linear PCM Codec AIN0N AMP0 AIN0P A/D BPF GSX1 10kΩ AIN1N AMP1 STGAIN 10kΩ D/A LPF VFRO0 AMP2 10kΩ VFRO1 AMP3 Codec VRE AVREF F Decoder G.711 PCMI S/P G.726 Encoder G.711 PCMO P/S G.726 SYNC ...

Page 27

... OKI Semiconductor G.729.A ↔ G.726 Mutual Conversion GSX0 10kΩ Linear PCM Codec AIN0N AMP0 AIN0P A/D BPF GSX1 10kΩ AIN1N AMP1 STGAIN 10kΩ D/A LPF VFRO0 AMP2 10kΩ VFRO1 AMP3 Codec AVREF VREF Decoder G.711 PCMI S/P G.726 Encoder G.711 ...

Page 28

... OKI Semiconductor EXAMPLE OF APPLICATION CIRCUIT Analog input Analog output G eneral- purpose input pins G eneral- purpose output pins PCM open I/F open open Power down control 4.096 MHz crystal oscillator 1. AIN AIN SX0 SX1 AIN 1N D15 ...

Page 29

... OKI Semiconductor PACKAGE DIMENSIONS QFP64-P-1414-0.80-BK Mirror finish 5 Notes for Mounting the Surface Mount Type Package The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki’s responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times) ...

Page 30

... OKI Semiconductor REVISION HISTORY Document Date No. FEDL7074-003FULL-01 Oct. 27, 2003 Page Previous Current Edition Edition – – Final edition 1 FEDL7074-003FULL-01 ML7074-003 GA Description 30/31 ...

Page 31

... OKI Semiconductor NOTICE 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date. 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product ...

Related keywords