sri4k STMicroelectronics, sri4k Datasheet
sri4k
Available stocks
Related parts for sri4k
sri4k Summary of contents
Page 1
... EEPROM with Write Protect feature READ BLOCK and WRITE BLOCK (32 bits) Internal tuning capacitor 1million ERASE/WRITE cycles 40-year data retention Self-timed programming cycle 5 ms typical programming time Packages – ECOPACK® (RoHS compliant) April 2007 Antenna (A3) Antenna (A4) Antenna (A5) Wafer Rev 3 SRI4K 1/49 www.st.com 1 ...
Page 2
... Transmission frame . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 3.4 CRC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 4 Memory mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 4.1 Resettable OTP area . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 4.2 32-bit binary counters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 4.3 EEPROM Area . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 4.4 System area . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 4.4.1 4.4.2 5 SRI4K operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 6 SRI4K states . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 6.1 POWER-OFF state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 6.2 READY state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 6.3 INVENTORY state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 6.4 SELECTED state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 6.5 DESELECTED state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 2/49 Character Transmission Format for Request Frame . . . . . . . . . . . . . . . . 9 Request start of frame . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Request end of frame ...
Page 3
... SLOT_MARKER(SN) command . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 8.4 SELECT(Chip_ID) command . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 8.5 COMPLETION() command . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 8.6 RESET_TO_INVENTORY() command . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 8.7 READ_BLOCK(Addr) command . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 8.8 WRITE_BLOCK (Addr, Data) command . . . . . . . . . . . . . . . . . . . . . . . . . 35 8.9 GET_UID() command . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 8.10 Power-On state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 9 Maximum rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . and ac parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 11 Package mechanical . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 12 Part numbering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 Appendix A ISO-14443 Type B CRC calculation . . . . . . . . . . . . . . . . . . . . . . . . . 45 Appendix B SRI4K command summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48 Contents 3/49 ...
Page 4
... List of tables List of tables Table 1. Signal names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Table 2. Bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Table 3. SRI4K memory mapping Table 4. Standard anticollision sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 Table 5. Command code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 Table 6. Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 Table 7. Operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 Table 8. DC characteristics Table 9. AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 Table 10. A3 antenna specification Table 11. A4 antenna specification Table 12 ...
Page 5
... Figure 31. SLOT_MARKER frame exchange between Reader and SRI4K Figure 32. SELECT request format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 Figure 33. SELECT response format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 Figure 34. SELECT frame exchange between Reader and SRI4K . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 Figure 35. COMPLETION request format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 Figure 36. COMPLETION response format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 Figure 37. COMPLETION frame exchange between Reader and SRI4K . . . . . . . . . . . . . . . . . . . . . . 32 Figure 38. ...
Page 6
... List of figures Figure 49. 64-bit unique identifier of the SRI4K . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Figure 50. GET_UID frame exchange between Reader and SRI4K . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Figure 51. SRI4K synchronous timing, transmit and receive . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 Figure 52. A3 antenna specification Figure 53. A4 antenna specification Figure 54. A5 antenna specification Figure 55. INITIATE frame exchange between reader and SRI4K . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 Figure 56 ...
Page 7
... The SRI4K is a contactless memory, powered by an externally transmitted radio wave. It contains a 4096-bit user EEPROM fabricated with STMicroelectronics CMOS technology. The memory is organized as 128 blocks of 32 bits. The SRI4K is accessed via the 13.56MHz carrier. Incoming data are demodulated and decoded from the received Amplitude Shift Keying (ASK) modulation signal and outgoing data are generated by load variation using Bit Phase Shift Keying (BPSK) coding of a 847kHz subcarrier ...
Page 8
... Signal description The SRI4K contactless EEPROM can be randomly read and written in block mode (each block containing 32 bits). The instruction set includes the following nine commands: READ_BLOCK WRITE_BLOCK INITIATE PCALL16 SLOT_MARKER SELECT COMPLETION RESET_TO_INVENTORY GET_UID The SRI4K memory is organized in three areas, as described in resettable OTP (one time programmable) area in which bits can only be switched from ...
Page 9
... These characters, framed by a Start Of Frame (SOF) and an End Of Frame (EOF), are put together to form a Command Frame as shown in commands, addresses, data, a CRC and an EOF as defined in the ISO 14443-3 Type B Standard error is detected during data transfer, the SRI4K does not execute the command, but it does not generate an error frame. Figure 4. ...
Page 10
... Figure 5 is composed of Figure 6 is composed of Value The information byte is sent with the least significant bit first b10 b11 SRI4K ai07665 ai07666 ...
Page 11
... The character format is the same as for input data transfer frames are made SOF, data, a CRC and an EOF transfer error occurs, the reader does not issue an error code to the SRI4K, but it should be able to detect it and manage the situation. The data transfer rate is 106 Kbits/second ...
Page 12
... Transmission to Reception mode repeated after each frame. After t 13.56MHz carrier frequency is modulated by the SRI4K at 847kHz for a period allow the reader to synchronize. After t forms the start bit (‘0’) of the Answer SOF. After the falling edge of the Answer EOF, the reader waits a minimum time, t Figure 10 ...
Page 13
... The CRC is calculated on all the bytes between SOF (not included) and the CRC field. Upon reception of a Request from a reader, the SRI4K verifies that the CRC value is valid invalid, the SRI4K discards the frame and does not answer the reader. ...
Page 14
... Memory mapping 4 Memory mapping The SRI4K is organized as 128 blocks of 32 bits as shown in accessible by the READ_BLOCK command. Depending on the write access, they can be updated by the WRITE_BLOCK command. A WRITE_BLOCK updates all the 32 bits of the block. Table 3. SRI4K memory mapping MSB Block Addr b 31 ...
Page 15
... The five 32-bit blocks making up the Resettable OTP area can be erased in one go by adding an Auto Erase cycle to the WRITE_BLOCK command. An Auto Erase cycle is added each time the SRI4K detects a Reload command. The Reload command is implemented through a specific update of the “Section 4.2: 32-bit binary ...
Page 16
... The SRI4K uses dedicated logic that only allows shows examples of how the counters operate. 32-bit Block b24 b23 b16 b15 32-bit Binary Counter 32-bit Binary Counter ...
Page 17
... The counter with block address 6 controls the Reload command used to reset the resettable OTP area (addresses 0 to 4). Bits b of these 11 bits is updated, the SRI4K detects the change and adds an Erase cycle to the WRITE_BLOCK command for locations (see the The Erase cycle remains active until a POWER-OFF or a SELECT command is issued. The SRI4K’ ...
Page 18
... System area This area is used to modify the settings of the SRI4K. It contains 3 registers: OTP_Lock_Reg, Fixed Chip_ID and ST Reserved. See A WRITE_BLOCK command in this area will not erase the previous contents. Selected bits can thus be set from All bits previously at 0 remain unchanged. Once all the 32 bits of a block are at 0, the block is empty and cannot be updated any more ...
Page 19
... SRI4K 4.4.1 OTP_Lock_Reg The 8 bits bits in the SRI4K. They control the Write access to the 9 EEPROM blocks with addresses follows: – When b – When b – When b – When b – When b – When b – When b – When b The OTP_Lock_Reg bits cannot be erased. Once Write-protected, EEPROM blocks behave like ROM blocks and cannot be unprotected ...
Page 20
... SRI4K (wrong command or CRC error), the memory does not return any error code. When a valid frame is received, the SRI4K may have to return data to the reader. In this case, data is returned using BPSK encoding, in the form of 10-bit characters framed by an SOF and an EOF ...
Page 21
... The SRI4K can be switched into different states. Depending on the current state of the SRI4K, its logic will only answer to specific commands. These states are mainly used during the anticollision sequence, to identify and to access the SRI4K in a very short time. The SRI4K provides 6 different states, as described in the following paragraphs and in 6 ...
Page 22
... SRI4K states 6.6 DEACTIVATED state When in this state, the SRI4K can only be turned off. All commands are ignored. Figure 19. State transition diagram Out of Field DESELECTED 22/49 POWER-OFF Out of Field READY Chip_ID = RND 8bits INITIATE() Out of Field INVENTORY Out of Field SELECT(Chip_ID) RESET_TO_INVENTORY() SELECT(Chip_ID) SELECTED ...
Page 23
... SRI4K. The purpose of the anticollision sequence is to allow the reader to select one SRI4K at a time. The SRI4K is given an 8-bit Chip_ID value used by the reader to select only one among up to 256 tags present within its field range. The Chip_ID is initialized with a random value during the READY state, or after an INITIATE() command in the INVENTORY state ...
Page 24
... Anticollision Figure 21. Description of a possible anticollision sequence 1. The value X in the Answer Chip_ID means a random hexadecimal character from 24/49 SRI4K ...
Page 25
... Only SRI4K devices in INVENTORY state will respond to the PCALL16() and SLOT_MARKER(SN) anticollision commands. A new SRI4K introduced in the field range during the anticollision sequence will not be taken into account as it will not respond to the PCALL16() or SLOT_MARKER(SN) command (READY state considered during the anticollision sequence, it must have received the INITIATE() command and entered the INVENTORY state ...
Page 26
... Slot0: only one answer Tag7 is identified Slot1: only one answer but already found for tag4 SlotN: no answer All CHIP_SLOT_NUMBERs get a new random value Slot0: only one answer Slot3: only one answer Tag1 is identified All tags are identified ai07669 SRI4K ...
Page 27
... SRI4K 8 SRI4K commands See the paragraphs below for a detailed description of the Commands available on the SRI4K. The commands and their hexadecimal codes are summarized in given in Appendix Table 5. Command code Hexadecimal code 06h-00h 06h-04h x6h 08h 09h 0Bh 0Ch 0Eh 0Fh B. INITIATE() PCALL16() ...
Page 28
... INITIATE() command, all SRI4K devices in READY state switch to INVENTORY state, set a new 8-bit Chip_ID random value, and return their Chip_ID value. This command is useful when only one SRI4K in READY state is present in the reader field range. It speeds up the Chip_ID search process. The CHIP_SLOT_NUMBER is not used during INITIATE() command access ...
Page 29
... SRI4K returns its Chip_ID value. If not, the SRI4K does not send any response. The PCALL16() command, used together with the SLOT_MARKER() command, allows the reader to search for all the Chip_IDs when there are more than one SRI4K device in INVENTORY state present in the reader field range. ...
Page 30
... On receiving the SLOT_MARKER() command, the SRI4K compares its CHIP_SLOT_NUMBER value with the SLOT_NUMBER value given in the command code. If they match, the SRI4K returns its Chip_ID value. If not, the SRI4K does not send any response. The SLOT_MARKER() command, used together with the PCALL16() command, allows the reader to search for all the Chip_IDs when there are more than one SRI4K device in INVENTORY state present in the reader field range ...
Page 31
... Command Code = 0Eh The SELECT() command allows the SRI4K to enter the SELECTED state. Until this command is issued, the SRI4K will not accept any other command, except for INITIATE(), PCALL16() and SLOT_MARKER(). The SELECT() command returns the 8 bits of the Chip_ID value. An SRI4K in SELECTED state, that receives a SELECT() command with a Chip_ID that does not match its own is automatically switched to DESELECTED state ...
Page 32
... On receiving the COMPLETION() command, a SRI4K in SELECTED state switches to DEACTIVATED state and stops decoding any new commands. The SRI4K is then locked in this state until a complete reset (tag out of the field range). A new SRI4K can thus be accessed through a SELECT() command without having to remove the previous one from the field ...
Page 33
... On receiving the RESET_TO_INVENTORY() command, all SRI4K devices in SELECTED state revert to INVENTORY state. The concerned SRI4K devices are thus resubmitted to the anticollision sequence. This command is useful when two SRI4K devices with the same 8-bit Chip_ID happen SELECTED state at the same time. Forcing them to go through the anticollision sequence again allows the reader to generates new PCALL16() commands and so, to set new random Chip_IDs ...
Page 34
... The address byte gives access to the 128 blocks of the SRI4K (addresses 0 to 127). READ_BLOCK commands issued with a block address above 127 will not be interpreted and the SRI4K will not return any response, except for the System area located at address 255. The SRI4K must have received a SELECT() command and be switched to SELECTED state before any READ_BLOCK() command can be accepted ...
Page 35
... Data Bytes are transmitted with the Least Significant Byte first, and each byte is transmitted with the least significant bit first. The address Byte gives access to the 128 blocks of the SRI4K (addresses 0 to 127). WRITE_BLOCK commands issued with a block address above 127 will not be interpreted and the SRI4K will not return any response, except for the System area located at address 255 ...
Page 36
... GET_UID() command Command Code = 0Bh On receiving the GET_UID command, the SRI4K returns its 8 UID Bytes. UID Bytes are transmitted with the Least Significant Byte first, and each byte is transmitted with the least significant bit first. The SRI4K must have received a SELECT() command and be switched to SELECTED state before any GET_UID() command can be accepted ...
Page 37
... SRI4K Unique Identifier (UID) Members of the SRI4K family are uniquely identified by a 64-bit Unique Identifier (UID). This is used for addressing each SRI4K device uniquely after the anticollision loop. The UID complies with ISO/IEC 15963 and ISO/IEC 7816- read-only code, and comprises ...
Page 38
... Electrostatic Discharge Voltage ESD 1. Mil. Std. 883 - Method 3015 2. ESD test: ISO10373-6 for proximity cards 38/49 Parameter Wafer A3, A4, A5 (1) Machine model (1) Human Body model (2) Human Body model SRI4K Min. Max. Unit 15 25 °C 23 months kept in its antistatic bag 15 25 °C 40% ...
Page 39
... Tuning Frequency: 14.4 MHz. Parameter Parameter Condition ISO 10373-6 13.56 MHz (1) Parameter Condition MI=(A-B)/(A+B) ETU = 128/f Coupler to SRI4K 14 ETU Coupler to SRI4K SRI4K to Coupler With no Auto-Erase cycle (OTP) With Auto-Erase cycle (EEPROM) Binary counter decrement DC and ac parameters Min. Max. –20 85 Min Typ Max 2.5 3.5 = 3.0 V 100 = 3 ...
Page 40
... DC and ac parameters Figure 51. SRI4K synchronous timing, transmit and receive ASK Modulated signal from the Reader to the Contactless device FRAME Transmission between the reader and the contactless device FRAME Transmitted by the SRI4K in BPSK Data jitter on FRAME Transmitted by the reader in ASK ...
Page 41
... SRI4K 11 Package mechanical In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second-level interconnect. The category of Second-Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ...
Page 42
... Coil length A1 Inlay width B1 Inlay length Overall thickness of copper antenna coil Silicon thickness Q Unloaded Q value F Unloaded free-air resonance NOM P H-field Energy for Device Operation A 42/ Parameter Type 110 180 14.5 SRI4K AI07696B Min Max Unit 15 14.5 15 14.5 15 18.5 19 18.5 19 130 µm 165 195 µ ...
Page 43
... SRI4K Figure 54. A5 antenna specification 1. Drawing is not to scale. Table 12. A5 antenna specification Symbol A Coil width B Coil length A1 Inlay width B1 Inlay length Overall thickness of copper antenna coil Silicon thickness Q Unloaded Q value F Unloaded free-air resonance NOM P H-field energy for device operation Parameter ...
Page 44
... XXX = Given by STMicroelectronics Note: Devices are shipped from the factory with the memory content bits erased to 1. For a list of available options (Speed, Package, etc.) or for further information on any aspect of this device, please contact your nearest ST Sales Office. 44/49 SRI4K – W4 SRI4K /XXX ...
Page 45
... SRI4K Appendix A ISO-14443 Type B CRC calculation #include <stdio.h> #include <stdlib.h> #include <string.h> #include <ctype.h> #define BYTE unsigned char #define USHORT unsigned short unsigned short UpdateCrc(BYTE ch, USHORT *lpwCrc (ch^(BYTE)((*lpwCrc) & 0x00FF)); ch = (ch^(ch<<4)); *lpwCrc = (*lpwCrc >> 8)^((USHORT)ch << 8)^((USHORT)ch<<3)^((USHORT)ch>>4); return(*lpwCrc); } void ComputeCrc(char *Data, int Length, BYTE *TransmitFirst, BYTE ...
Page 46
... Figure 56. PCALL16 frame exchange between Reader and SRI4K Reader SOF 06h SRI4K Figure 57. SLOT_MARKER frame exchange between Reader and SRI4K Reader SOF SRI4K Figure 58. SELECT frame exchange between Reader and SRI4K Reader SOF 0Eh SRI4K Figure 59. COMPLETION frame exchange between Reader and SRI4K Reader SOF SRI4K ...
Page 47
... SRI4K Figure 60. RESET_TO_INVENTORY frame exchange between Reader and SRI4K Reader SOF SRI4K Figure 61. READ_BLOCK frame exchange between Reader and SRI4K S Reader 08h O F SRI4K Figure 62. WRITE_BLOCK frame exchange between Reader and SRI4K Reader SOF 09h SRI4K Figure 63. GET_UID frame exchange between Reader and SRI4K ...
Page 48
... Document reformatted. Small text changes. All antennas are ECOPACK® compliant. Unique Identifier (UID) on page 37 3 removed, typical value added in Space removed between t0 and t1 in the “frame exchange between Reader and SRI4K” Figures (see summary on page 46. Changes 32-bit binary counters on page added. C ...
Page 49
... SRI4K Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST’s terms and conditions of sale. ...