mf1s503x NXP Semiconductors, mf1s503x Datasheet

no-image

mf1s503x

Manufacturer Part Number
mf1s503x
Description
Mf1s503x Mifare Classic 1k - Mainstream Contactless Smart Card Ic For Fast And Easy Solution Development
Manufacturer
NXP Semiconductors
Datasheet
1. General description
1.1 Anti-collision
1.2 Simple integration and user convenience
1.3 Security
1.4 Delivery options
NXP Semiconductors has developed the MIFARE MF1S503x to be used in a contactless
smart card according to ISO/IEC 14443 Type A.
The MIFARE MF1S503x IC is used in applications like public transport ticketing and can
also be used for various other applications.
An intelligent anti-collision function allows to operate more than one card in the field
simultaneously. The anticollision algorithm selects each card individually and ensures that
the execution of a transaction with a selected card is performed correctly without
interference from another card in the field.
The MF1S503x is designed for simple integration and user convenience which allows
complete ticketing transactions to be handled in less than 100 ms.
Fig 1.
MF1S503x
MIFARE Classic 1K - Mainstream contactless smart card IC
for fast and easy solution development
Rev. 3.1 — 21 February 2011
194031
Manufacturer programmed 4 byte Non-Unique IDentifier (NUID) for each device
Mutual three pass authentication (ISO/IEC DIS 9798-2)
Individual set of two keys per sector to support multi-application with key hierarchy
Die on wafer, bumped die on wafer
MOA2, MOA4, MOA8 and MOB6 contactless module
MIFARE card reader
CARD PCD
MIFARE
energy
data
001aam199
Product data sheet
PUBLIC

Related parts for mf1s503x

mf1s503x Summary of contents

Page 1

... General description NXP Semiconductors has developed the MIFARE MF1S503x to be used in a contactless smart card according to ISO/IEC 14443 Type A. The MIFARE MF1S503x IC is used in applications like public transport ticketing and can also be used for various other applications. 1.1 Anti-collision An intelligent anti-collision function allows to operate more than one card in the field simultaneously ...

Page 2

... MHz RMS. amb i All information provided in this document is subject to legal disclaimers. Rev. 3.1 — 21 February 2011 194031 MF1S503x Operating distance up to 100 mm depending on antenna geometry and reader configuration Data transfer of 106 kbit/s Anti-collision User definable access conditions for each memory block Write endurance 100 ...

Page 3

... RF ISO/IEC 14443A INTERFACE TYPE A POWER ON RESET VOLTAGE REGULATOR CLOCK INPUT FILTER RESET LOGIC UNIT GENERATOR Block diagram of MF1S503x All information provided in this document is subject to legal disclaimers. Rev. 3.1 — 21 February 2011 194031 MF1S503x Version not applicable not applicable not applicable not applicable ...

Page 4

... NXP Semiconductors 7. Pinning information 7.1 Pinning The pinning for the MF1S503xDAx is shown as an example in contactless module. For the contactless modules MOA2, MOB6 and MOA8, the pinning is analogous and not explicitly shown. Fig 3. Table 3. Pin LA LB MF1S503x Product data sheet PUBLIC MIFARE Classic 1K - Mainstream contactless smart card IC ...

Page 5

... Communication principle The commands are initiated by the reader and controlled by the Digital Control Unit of the MF1S503x. The command response is depending on the state of the IC and for memory operations also on the access conditions valid for the corresponding sector. 8.2.1 Request standard/all ...

Page 6

... WRITE DECRE- INCRE- BLOCK MENT MENT TRANSFER Three pass authentication All information provided in this document is subject to legal disclaimers. Rev. 3.1 — 21 February 2011 194031 MF1S503x Section 9.4. For further details refer to Typical Transaction Time Identification and Selection Procedure ~2.5 ms +~1 ms Authentication Procedure ~2 ms Memory ...

Page 7

... After transmission of the first random challenge the communication between card and reader is encrypted. MF1S503x Product data sheet PUBLIC MIFARE Classic 1K - Mainstream contactless smart card IC All information provided in this document is subject to legal disclaimers. Rev. 3.1 — 21 February 2011 194031 MF1S503x © NXP B.V. 2011. All rights reserved ...

Page 8

... Key Key Manufacturer Data Memory organization All information provided in this document is subject to legal disclaimers. Rev. 3.1 — 21 February 2011 194031 MF1S503x Access Bits Key B Access Bits Key B Access Bits Key B Access Bits ...

Page 9

... NUID Manufacturer block Byte Number Description value Value blocks All information provided in this document is subject to legal disclaimers. Rev. 3.1 — 21 February 2011 194031 MF1S503x Block 0/Sector Manufacturer Data 001aan010 ...

Page 10

... MIFARE Classic 1K - Mainstream contactless smart card IC 8.7.2. Byte Number Description Key A Sector trailer All information provided in this document is subject to legal disclaimers. Rev. 3.1 — 21 February 2011 194031 MF1S503x Access Bits Key B (optional) © NXP B.V. 2011. All rights reserved. Section 8 ...

Page 11

... If it detects a format violation the whole sector is irreversibly blocked. Remark: In the following description the access bits are mentioned in the non-inverted mode only. The internal logic of the MF1S503x ensures that the commands are executed only after a successful authentication. Table 5. Access Bits ...

Page 12

... A key A 1 never key B key A|B key B 1 never never key A|B key B 1 never never key A|B never All information provided in this document is subject to legal disclaimers. Rev. 3.1 — 21 February 2011 194031 MF1S503x Access Bits Key B (optional ...

Page 13

... A|B never [ key B key B [1] 1 key B never 1 never never All information provided in this document is subject to legal disclaimers. Rev. 3.1 — 21 February 2011 194031 MF1S503x Application increment decrement, transfer, restore key A|B1 key A|B1 transport configuration never never read/write block never never read/write block 1 ...

Page 14

... Select CL1 Halt - - - - - - - - Figure 10. For more details refer to All information provided in this document is subject to legal disclaimers. Rev. 3.1 — 21 February 2011 194031 MF1S503x Ref. 9. Table 8. Command code (hexadecimal) 26h (7 bit) 52h (7 bit) 93h 20h 93h 70h 50h 00h 60h 61h 30h A0h ...

Page 15

... The MIFARE Classic uses a 4 bit ACK/NAK as shown in Table 9. Code (4-bit 9h 9.4 ATQA and SAK responses For details on the type identification procedure please refer to The MF1S503x answers to a REQA or WUPA command with the ATQA value shown in Table 10 Table 10. Response ATQA Table 11. Response ...

Page 16

... CRC according to - Challenge 1 (Random Number) - Challenge 2 (encrypted data) - Challenge 2 (encrypted data) see Table 9 see All information provided in this document is subject to legal disclaimers. Rev. 3.1 — 21 February 2011 194031 MF1S503x Token RB T ACK NAK 59 μs T NAK T TimeOut Token BA T 359 μs ACK NAK T 59 μ ...

Page 17

... Table 9 see MIFARE Read timing T min T ACK ACK 71 μs T TimeOut All information provided in this document is subject to legal disclaimers. Rev. 3.1 — 21 February 2011 194031 MF1S503x max T T NAK min NAK max 71 μs T TimeOut 71 μs T TimeOut Ref. 9. There is no maximum time specified. Figure 13 ...

Page 18

... Description A0h Read one block - MIFARE Block or Page address (00h to 3Fh) - CRC according to - Data see Table 9 see All information provided in this document is subject to legal disclaimers. Rev. 3.1 — 21 February 2011 194031 MF1S503x Figure 14 and Figure 15 CRC T ACK T NAK T TimeOut 001aan015 CRC T ACK T ...

Page 19

... PICC ,,NAK'' Time out PCD Data PICC ,,ACK'' 538 μs PICC ,,NAK'' Time out All information provided in this document is subject to legal disclaimers. Rev. 3.1 — 21 February 2011 194031 MF1S503x max T T NAK min NAK max 71 μs T TimeOut 71 μs T TimeOut Figure 16 ...

Page 20

... Table 20. shows the required timing. PCD Cmd Addr PICC ,,ACK'' 368 μs PICC ,,NAK'' Time out All information provided in this document is subject to legal disclaimers. Rev. 3.1 — 21 February 2011 194031 MF1S503x Ref. 9 max T T NAK min NAK max 71 μs T TimeOut 71 μs T TimeOut Ref ...

Page 21

... Table 9 see Section 9.3 MIFARE Transfer timing T min T max ACK ACK 71 μs T TimeOut All information provided in this document is subject to legal disclaimers. Rev. 3.1 — 21 February 2011 194031 MF1S503x Length 1 byte 1 byte Ref bytes 4-bit NAK min NAK max TimeOut 71 μ TimeOut © ...

Page 22

... T amb = 22 °C write endurance T amb = 22 ° 13.56 MHz RMS. amb i All information provided in this document is subject to legal disclaimers. Rev. 3.1 — 21 February 2011 194031 MF1S503x Min Max - 30 - 200 −55 125 − Min Typ Max [1] 14 ...

Page 23

... Product data sheet PUBLIC MIFARE Classic 1K - Mainstream contactless smart card IC Wafer specifications MF1S5035DUx/L [1] Wafer specifications MF1S5037DUx All information provided in this document is subject to legal disclaimers. Rev. 3.1 — 21 February 2011 194031 MF1S503x Ref. 6. 200 mm typical (8 inches) 210 mm 120 μm ± 15 μm not applicable 27720 Si ground and stress relieve max = 0.5 μ ...

Page 24

... MIFARE Classic 1K - Mainstream contactless smart card IC Wafer specifications MF1S5037DUx Bond pad specifications Bump specifications All information provided in this document is subject to legal disclaimers. Rev. 3.1 — 21 February 2011 194031 MF1S503x …continued sandwich structure PSG / nitride 500 nm / 600 nm = 118 μm × 118 μm [1] LA, LB, VSS = 103 μ ...

Page 25

... For more details on the contactless modules MOA2, MOA4, MOA8 and MOB6 please refer to MF1S503x Product data sheet PUBLIC MIFARE Classic 1K - Mainstream contactless smart card IC Ref. 2, Ref. 3, Ref. 4 and Ref. All information provided in this document is subject to legal disclaimers. Rev. 3.1 — 21 February 2011 194031 MF1S503x 5. © NXP B.V. 2011. All rights reserved ...

Page 26

... MIFARE Classic 1K - Mainstream contactless smart card scale REFERENCES JEDEC JEITA - - - - - - All information provided in this document is subject to legal disclaimers. Rev. 3.1 — 21 February 2011 194031 MF1S503x SOT500 detail EUROPEAN ISSUE DATE PROJECTION 03-09-17 06-05-22 © NXP B.V. 2011. All rights reserved ...

Page 27

... MIFARE Classic 1K - Mainstream contactless smart card scale REFERENCES JEDEC JEITA - - - - - - All information provided in this document is subject to legal disclaimers. Rev. 3.1 — 21 February 2011 194031 MF1S503x SOT500 detail EUROPEAN ISSUE DATE PROJECTION 07-10-18 © NXP B.V. 2011. All rights reserved ...

Page 28

... MIFARE Classic 1K - Mainstream contactless smart card scale References JEDEC JEITA - - - - - - All information provided in this document is subject to legal disclaimers. Rev. 3.1 — 21 February 2011 194031 MF1S503x X A detail European Issue date projection 11-02-18 © NXP B.V. 2011. All rights reserved. SOT500-4 sot500-4_po ...

Page 29

... The air gap and thus the step size may vary due to varying foil expansion 2. All dimensions in μm, pad locations measured from outher sealring edge (see detail) All information provided in this document is subject to legal disclaimers. Rev. 3.1 — 21 February 2011 194031 MF1S503x x (μm) (1) Chip Step 1062 ...

Page 30

... Y (1) 149.1 X Note 1. All dimensions in μm, pad locations measured from outher sealring edge (see detail) All information provided in this document is subject to legal disclaimers. Rev. 3.1 — 21 February 2011 194031 MF1S503x x (μm) Chip Step 1100 Pad size LA, LB, VSS 90 TESTIO 75 Bump size ...

Page 31

... REQuest command, Type A Radio Frequency Root Mean Square Select AcKnowledge, type A SEMI Equipment Communications Standard part 2 Titanium Tungsten Wake-Up Protocol type A All information provided in this document is subject to legal disclaimers. Rev. 3.1 — 21 February 2011 194031 MF1S503x © NXP B.V. 2011. All rights reserved ...

Page 32

... MF1S503x Product data sheet PUBLIC MIFARE Classic 1K - Mainstream contactless smart card All information provided in this document is subject to legal disclaimers. Rev. 3.1 — 21 February 2011 194031 MF1S503x © NXP B.V. 2011. All rights reserved ...

Page 33

... NXP Semiconductors 18. Revision history Table 29. Revision history Document ID Release date MF1S503x v.3.1 20110221 • Modifications: Added MOA8 delivery form in MF1S503x v.3.0 20101202 MF1S503x Product data sheet PUBLIC MIFARE Classic 1K - Mainstream contactless smart card IC Data sheet status Product data sheet Section 5, Section 7 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3.1 — ...

Page 34

... All information provided in this document is subject to legal disclaimers. Rev. 3.1 — 21 February 2011 194031 MF1S503x © NXP B.V. 2011. All rights reserved ...

Page 35

... Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. MIFARE — trademark of NXP B.V. http://www.nxp.com salesaddresses@nxp.com All information provided in this document is subject to legal disclaimers. Rev. 3.1 — 21 February 2011 194031 MF1S503x © NXP B.V. 2011. All rights reserved ...

Page 36

... Table 13. MIFARE authentication timing . . . . . . . . . . . . .17 Table 14. MIFARE Read command . . . . . . . . . . . . . . . . .17 Table 15. MIFARE Read timing . . . . . . . . . . . . . . . . . . . .17 Table 16. MIFARE Write command . . . . . . . . . . . . . . . . .18 22. Figures Fig 1. MIFARE card reader . . . . . . . . . . . . . . . . . . . . . . .1 Fig 2. Block diagram of MF1S503x . . . . . . . . . . . . . . . . .3 Fig 3. Pin configuration for SOT500-2 (MOA4 Fig 4. Three pass authentication . . . . . . . . . . . . . . . . . . .6 Fig 5. Memory organization . . . . . . . . . . . . . . . . . . . . . . .8 Fig 6. Manufacturer block . . . . . . . . . . . . . . . . . . . . . . . .9 Fig 7 ...

Page 37

... Please be aware that important notices concerning this document and the product(s) described herein, have been included in section ‘Legal information’. © NXP B.V. 2011. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com MF1S503x All rights reserved. Date of release: 21 February 2011 194031 ...

Related keywords