alc268 Realtek Semiconductor Corporation, alc268 Datasheet
alc268
Available stocks
Related parts for alc268
alc268 Summary of contents
Page 1
... ALC268 Series (ALC268-GR, ALC268Q-GR, ALC268-VB1-GR) 2+2 CHANNEL HIGH DEFINITION AUDIO CODEC DATASHEET Realtek Semiconductor Corp. No. 2, Innovation Road II, Hsinchu Science Park, Hsinchu 300, Taiwan Tel.: +886-3-578-0211. Fax: +886-3-577-6047 www.realtek.com.tw Rev. 1.3 25 April 2008 Track ID: JATR-1076-21 ...
Page 2
... Channel High Definition Audio Codec Summary First release. Add ALC268-VB (Version B) information (Intermediate Release) Updated ALC268 version B part number in section 12 Ordering Information, page 72 (Intermediate Release). Updated ALC268 version B part number in section 12 Ordering Information, page 72. ii ALC268 Series Datasheet Track ID: JATR-1076-21 Rev. 1.3 ...
Page 3
... FEATURES .........................................................................................................................................................................2 2. ARDWARE EATURES 2. ..................................................................................................................................................3 OFTWARE EATURES 3. SYSTEM APPLICATIONS...............................................................................................................................................4 4. BLOCK DIAGRAM ...........................................................................................................................................................5 4. NALOG NPUT UTPUT 5. PIN ASSIGNMENTS .........................................................................................................................................................6 5.1. ALC268/ALC268-VB (LQFP-48) ..............................................................................................................................6 5. REEN ACKAGE AND 5.3. ALC268Q (QFN-48) ...................................................................................................................................................7 5. REEN ACKAGE AND 6. PIN DESCRIPTIONS.........................................................................................................................................................8 6.1. D I/O P .........................................................................................................................................................8 IGITAL INS 6.2. A I/O P ........................................................................................................................................................9 NALOG INS 6 ...
Page 4
... ERB & C ONVERTER ONTROL ONTROL C 1 & C ONTROL ONTROL W (V ID=F0F /70F ) .......................................................................................58 IDGET ERB H H ID=F20 / 723 ~720 ERB ALC268 Series ) ................................................................................ ............................................................................... ................................................................................ ........................................................................... ............................................................................48 H ID=71C /71D /71E /71F FOR (V ID=F19 ).........................................................54 ERB H (V ID=719 )..........................................................55 ERB ...
Page 5
... RONT ANEL EADER AND 10. IGITAL ICROPHONE 11. MECHANICAL DIMENSIONS.................................................................................................................................70 11.1. LQFP-48 M ECHANICAL 11.2. QFN- ECHANICAL 12. ORDERING INFORMATION ...................................................................................................................................72 2+2 Channel High Definition Audio Codec ............................................................................................................................................64 ............................................................................................................................................. ...........................................................................................................66 ACK ONNECTION F P I/O C .............................................................................................67 RONT ANEL ABLE .................................................................................................................69 MPLEMENTATION D (ALC268/ALC268-VB).................................................................................70 IMENSIONS (ALC268Q)......................................................................................................71 IMENSIONS v ALC268 Series Datasheet Track ID: JATR-1076-21 Rev. 1.3 ...
Page 6
... ERB H (V ID=705 ).............................................................................................................45 ERB ID=F06 TREAM HANNEL ERB ID=706 TREAM HANNEL ERB C (V ID=F07 ) ..............................................................................................46 ONTROL ERB ID=707 ) ...............................................................................................47 ONTROL ERB H vi ALC268 Series ).......................................................................... ........................................................................ ID=04 ) ...............................................26 H ARAMETER H ID=05 ) ...................................................... ID=08 )..........................................26 H ARAMETER ID=09 ).............................................27 H ARAMETER ID=0A ) ...........................................28 H ARAMETER ID=0B )...........................................29 H ...
Page 7
... W (V ID=F0F /70F ) .......................................................................................58 IDGET ERB H H ID=F20 / 723 ~720 ERB H H ................................................................................................................................59 ATINGS ...........................................................................................................................60 C ................................................................................................................60 HARACTERISTICS T ..................................................................................................................61 IMING C ...............................................................................................................62 ODEC ............................................................................................................................................63 ............................................................................................................................................64 ..........................................................................................................................................72 vii ALC268 Series ) ........................................................................... ............................................................................48 H ID=71C /71D /71E /71F FOR (V ID=F19 ) .........................................................54 ERB H (V ID=719 )..........................................................55 ERB ID=F0D , F0E )...........................................56 ERB ...
Page 8
... ........................................................................................................................................................5 IGURE LOCK IAGRAM IGURE NALOG NPUT UTPUT ALC268/ALC268-VB (LQFP-48) ................................................................................................6 IGURE IN SSIGNMENTS ALC268Q (QFN-48).....................................................................................................................7 IGURE IN SSIGNMENTS F 5. HDA L P ...............................................................................................................................................11 IGURE INK ROTOCOL ................................................................................................................................................................12 IGURE IT IMING IGURE IGNALING OPOLOGY F 8. SDO O F IGURE ...
Page 9
... The S/PDIF output offers easy connection of PCs to high quality consumer electronic products such as digital decoders and speakers. The ALC268 series support host audio controller from the Intel ICH series and upcoming PCH chipset, and also from any other HDA compatible audio controller. With EAX/Direct Sound 3D/I3DL2/A3D ...
Page 10
... Hardware Features Meets WLP (Windows Logo Program) 3.10 premium audio requirements ALC268-VB1 meets future WLP requirements that become effective from 01 June 2008 95dB Signal-to-Noise Ratio DAC performance and 90dB Signal-to-Noise Ratio ADC performance Two stereo DACs support independent 16/20/24-bit PCM format playback ...
Page 11
... Supports Anti-pop mode when analog power AVDD is on and digital power is off Power support: 3.3V digital core power; 1.5V~3.3V digital IO power for HDA link; 3.3V~5.0V analog power The ALC268-VB integrates a DC cancellation filter to cancel DC offset from digital microphones 48-pin LQFP ‘Green’ package (ALC268, ALC268-VB) 48-pin QFN ‘Green’ package (ALC268Q only) 2 ...
Page 12
... TrueSurround HD (optional software feature) ® Fortemedia SAM™ technology for voice processing (Beam Forming and Acoustic Echo Cancellation) (optional software feature) 3. System Applications Windows Vista premium desktop and notebook PCs Ultra Mobile PCs 2+2 Channel High Definition Audio Codec 4 Track ID: JATR-1076-21 ALC268 Series Datasheet Rev. 1.3 ...
Page 13
... Pin widgets NID=14h, 15h, 18h and 1Ah are re-tasking IOs supporting input units. NID=14h and 15h support an amplifier unit. Output_Signal_Left Output_Signal_Right Input_Signal_Left Input_Signal_Right 2+2 Channel High Definition Audio Codec Figure 1. Block Diagram A R EN_OBUF EN_AMP R EN_OBUF EN_IBUF Figure 2. Analog Input/Output Unit 5 ALC268 Series Datasheet Left Right Track ID: JATR-1076-21 Rev. 1.3 ...
Page 14
... Pin Assignments 5.1. ALC268/ALC268-VB (LQFP-48) Figure 3. Note: The ALC268-VB and ALC268 are pin-to-pin compatible. 5.2. Green Package and Version Identification Green package is indicated by a ‘G’ in the location marked ‘T’ in Figure 3. The version number is shown in the location marked ‘VV’. For example, ‘VV=B1’ indicates silicon version ‘B’ and stepping version ‘ ...
Page 15
... EAPD SPDIFO Figure 4. Note: The ALC268Q is NOT pin compatible with the ALC268/ALC268-VB1. 5.4. Green Package and Version Identification Green package is indicated by a ‘G’ in the location marked ‘T’ in Figure 4. The version number is shown in the location marked ‘VV’. For example, ‘VV=B1’ indicates silicon version ‘B’ and stepping version ‘ ...
Page 16
... General Purpose Input/Output 0 Data input from digital MIC 1& General Purpose Input/Output 3 Data input from digital MIC 3&4 46 Clock Output for Digital MIC 10 pins - 8 ALC268 Series Datasheet Characteristic Definition V =0.5*DVDD t V =0.5*DVDD t V =0.5*DVDD t V =0.5*DVDD t V =0.9*DVDD, V =0.1*DVDD ...
Page 17
... Jack Detect Pin General Purpose Input/Output General Purpose Input/Output 2 19 pins - 9 ALC268 Series Datasheet Characteristic Definition Analog input/output, default is input (PORT–F) Analog input/output, default is input (PORT–F) Analog input, 1.6Vrms of full-scale input Analog input, 1.6Vrms of full-scale input Analog input, 1.6Vrms of ...
Page 18
... Filter/Reference/Not Connected Name Type ALC268/-VB1 (LQFP-48) Pin No. VREF - MIC1-VREFO-L O LINE1-VREFO O MIC2-VREFO O O MIC1-VREFO- R JDREF - Total - 12 pins 6.4. Power/Ground Name Type ALC268/-VB1 (LQFP-48) Pin No AVDD1 I AVSS1 I AVDD2 I AVSS2 I DVDD I DVSS I DVDD-IO I DVSS I DVDD I Total - 2+2 Channel High Definition Audio Codec Table 3 ...
Page 19
... HDA controller. The input and output streams, including command and PCM data, are isochronous with a 48kHz frame rate. Figure 5 shows the basic concept of the HDA link protocol. 2+2 Channel High Definition Audio Codec Figure 5. HDA Link Protocol 11 ALC268 Series Datasheet Track ID: JATR-1076-21 Rev. 1.3 ...
Page 20
... Start of Frame 999 998 997 996 995 994 993 992 991 990 499 498 Codec samples SDO at both rising and falling edge of BCLK Figure 6. Bit Timing 12 ALC268 Series Datasheet 497 496 495 494 Track ID: JATR-1076-21 Rev. 1.3 ...
Page 21
... The multiple SDOs and multiple SDIs are used to expand the transmission rate between controller and codecs. Section 7.2 Frame Composition, page 14 describes the detailed outbound and inbound stream compositions for single and multiple SDOs/SDIs. The connections shown in Figure 7 can be implemented concurrently in an HDA system. The ALC268 series are designed to receive a single SDO stream. SDI14 ...
Page 22
... Preamble Stream=10 Data of Stream 10 (4-Bit) (4-Bit Previous Stream SDO Stream Tag is Indicated in SYNC 14 ALC268 Series Next Frame Stream 'X' Tag (Here ' Stream 'X' Data Padded at the Null Field end of Frame time of samples, Block2 th Track ID: JATR-1076-21 Datasheet Rev. 1.3 ...
Page 23
... SDO1 is for transmitting a striped stream. The codec does not support multiple SDOs connected to SDO0. To guarantee all codecs can determine their corresponding stream, the command stream is not striped always transmitted on SDO0, and copied on SDO1. 2+2 Channel High Definition Audio Codec Figure 10. Striped Stream on Multiple SDOs 15 ALC268 Series Datasheet Track ID: JATR-1076-21 Rev. 1.3 ...
Page 24
... Data Length in Bytes n-1 A Complete Stream Figure 12. SDI Stream Tag and Data 16 ALC268 Series Next Frame Stream 'X' 0s Null Field Padded at the end of Frame (N+1) th Null Pad n-2 0 (Data Length in Bytes *8)-Bit Track ID: JATR-1076-21 ...
Page 25
... The appropriate ratio between 44.1kHz and 48kHz is 147/160. Meaning 147 sample blocks are transmitted every 160 frames. 2+2 Channel High Definition Audio Codec Stream 'A' Tag A Data A Stream 'X' Stream 'B' Tag B Data B Stream and Y are independent and have separate IDs 17 ALC268 Series Stream ' Track ID: JATR-1076-21 Datasheet Rev. 1.3 ...
Page 26
... One sample block is transmitted in every 4 frames One sample block is transmitted in every 3 frames One sample block is transmitted in every 6 frames One sample block is transmitted in every 6 frames Two sample blocks are transmitted in each frame Four sample blocks are transmitted in each frame 18 ALC268 Series Datasheet Track ID: JATR-1076-21 Rev. 1.3 ...
Page 27
... Channel High Definition Audio Codec 44.1kHz Variable Rate of Delivery Timing -11 -12 -11 -11 -12 -11 -11 -11 - (repeat -11 -12 -11 -11 -12 -11 -11 -11 - (repeat) 19 ALC268 Series Datasheet Track ID: JATR-1076-21 Rev. 1.3 ...
Page 28
... The controller drives SYNC and all SDOs to low. Codecs also drive SDIs to low The controller asserts the RST# signal to low, and enters the ‘Link Reset’ state All link signals driven by controller and codecs should be tri-state via internal pull-low resistors 2+2 Channel High Definition Audio Codec 20 Track ID: JATR-1076-21 ALC268 Series Datasheet Rev. 1.3 ...
Page 29
... BCLK 4 BCLK Link in Reset Driven Low Pulled Low Driven Low Pulled Low Pulled Low Driven Low Pulled Low Figure 14. Link Reset Timing 21 ALC268 Series Datasheet >=100 usec >= 4 BCLK Initialization Sequence Normal Frame SYNC 8 Wake Event Track ID: JATR-1076-21 Rev. 1.3 ...
Page 30
... The codec will stop driving the SDI during this turnaround period. The controller drives SDI to assign a CAD to the codec. The controller releases the SDI after the CAD has been assigned. Normal operation state. 2+2 Channel High Definition Audio Codec Figure 15. Codec Initialization Sequence 22 ALC268 Series Datasheet Track ID: JATR-1076-21 Rev. 1.3 ...
Page 31
... Channel High Definition Audio Codec Bit [27:20] Node ID Bit [27:20] Node ID Table 12. Solicited Response Format Bit [34] Bit [33:32] Unsol=0 Reserved Table 13. Unsolicited Response Format Bit [33:32] Reserved 23 ALC268 Series Datasheet Bit [19:16] Bit [15:0] Verb ID Payload Bit [19:8] Bit [7:0] Verb ID Payload Bit [31:0] Response Bit [31:28] Bit [27:0] Tag ...
Page 32
... Power Management The ALC268 does not support Wake-Up events when in low power mode. All power management state changes in widgets are driven by software. Table 14 shows the System Power State Definitions. In the ALC268, all the widgets include output/input converters support power control. Software may have various power states depending on system configuration ...
Page 33
... Codec Response Format Bit Description 31:24 Reserved. Read as 0’s. 23:20 MajRev. The major version number (in decimal) of the HDA Spec to which the ALC268 is fully compliant. 19:16 MinRev. The minor version number (in decimal) of the HDA Spec to which the ALC268 is fully compliant. 15:8 Revision ID. The vendor’s revision number. ...
Page 34
... Reserved. Read as 0’s. 11:8 Input Delay. 7:4 Reserved. Read as 0’s. 3:0 Output Delay. Note: The Audio Function Group (NID=01h) supports this parameter. 2+2 Channel High Definition Audio Codec 01h: Audio Function 02h: Modem Function 80h~FFh: Vendor Defined Function. 26 ALC268 Series Datasheet Track ID: JATR-1076-21 Rev. 1.3 ...
Page 35
... Format Override. 3 AmpParOvr, AMP Param Override. 2 OutAmpPre, Out AMP Present. 1 InAmpPre, In AMP Present. 0 Stereo. 0: Mono Widget 1: Stereo Widget 2+2 Channel High Definition Audio Codec 1h: Audio Input 4h: Pin Complex 7h~Eh: Reserved 27 ALC268 Series Datasheet 2h: Mixer 5h: Power Widget Fh: Vendor defined audio widget Track ID: JATR-1076-21 Rev. 1.3 ...
Page 36
... R2: Indicates whether 11.025kHz (=1/4*44.1kHz) rate is supported. 0: Not supported 0 R1: Indicates whether 8kHz (=1/6*48kHz) rate is supported. 0: Not supported 2+2 Channel High Definition Audio Codec 1: Supported 1: Supported 1: Supported 1: Supported 1: Supported 1: Supported 1: Supported 1: Supported 1: Supported 1: Supported 1: Supported 1: Supported 1: Supported 1: Supported 1: Supported 1: Supported 1: Supported 28 Track ID: JATR-1076-21 ALC268 Series Datasheet Rev. 1.3 ...
Page 37
... Note: Only Pin Complex widgets support this parameter. 2+2 Channel High Definition Audio Codec 1: Supported 1: Supported 1: Supported 100% 80% Reserved 29 ALC268 Series Datasheet Ground 50% Hi-Z Track ID: JATR-1076-21 Rev. 1.3 ...
Page 38
... Reserved. Read as 0. 14:8 Number of Steps. Indicates the number of steps in the gain range. ‘0’ means the gain is fixed. 7 Reserved. Read as 0. 6:0 Offset. Indicates which step is 0dB. 2+2 Channel High Definition Audio Codec 30 Track ID: JATR-1076-21 ALC268 Series Datasheet Rev. 1.3 ...
Page 39
... Codec Response Format Bit Description 31:16 Reserved. Read as 0’s. 15:8 NumCoeff. Number of Coefficient. 7:1 Reserved. Read as 0’s. 0 Benign. 0: Processing unit is not linear and time invariant 1: Processing unit is linear and time invariant 2+2 Channel High Definition Audio Codec 31 Track ID: JATR-1076-21 ALC268 Series Datasheet Rev. 1.3 ...
Page 40
... Parameter – GPIO Capabilities (Verb ID=F00h, Parameter ID=11h) Table 32. Parameter – GPIO Capabilities (Verb ID=F00h, Parameter ID=11h) Codec Response Format Bit Description 31 GPIWake=0. The ALC268 does not support GPIO wake up function. 30 GPIUnsol=1. The ALC268 supports GPIO unsolicited response. 29:24 Reserved. Read as 0’s. 23:16 NumGPIs=00h. ...
Page 41
... Channel High Definition Audio Codec Bit [19:8] Payload Bit [7:0] 0’s Bit [19:8] Payload Bit [7:0] Select Index [7:0] 33 ALC268 Series Codec Response Format Response [31:0] Bit[7:0] are Connection Index 01h: Pin Widget NID=19h (port-F) 03h: Pin Widget NID=1Ch (Analog CD-IN) 05h: Pin Widget NID=15h (port-A) Other: Reserved ...
Page 42
... Returns 1Dh (PCBEEP) for N=0~3. 7:0 Connection List Entry (N). Returns 02h (LOUT1 DAC) for N=0~3. 2+2 Channel High Definition Audio Codec Bit [19:8] Payload Bit [7:0] Offset Index – N[7:0] 34 ALC268 Series Datasheet Codec Response Format Response [31:0] 32-bit Response Returns 00h for N>3. Returns 00h for N>3. Returns 00h for N>3. Returns 00h for N>3. ...
Page 43
... Connection List Entry (N+2). Returns 00h. 15:8 Connection List Entry (N+1). Returns 00h. 7:0 Connection List Entry (N). Returns 10h (Mixer) for N=0~3. 2+2 Channel High Definition Audio Codec Returns 00h for N>3. Returns 00h for N>3. Returns 00h for N>3. Returns 00h for N>3. Returns 00h for N>3. 35 Track ID: JATR-1076-21 ALC268 Series Datasheet Rev. 1.3 ...
Page 44
... Channel High Definition Audio Codec Returns 00h for N>3. Returns 00h for N>3. Returns 00h for N>3. Returns 00h for N>7. Returns 00h for N>7. Returns 00h for N>7. Returns 00h for N>3. Returns 00h for N>7. Returns 00h for N>7. Returns 00h for N>7. 36 Track ID: JATR-1076-21 ALC268 Series Datasheet Rev. 1.3 ...
Page 45
... Channel High Definition Audio Codec Bit [19:8] Payload Bit [7:0] 0’s Bit [19:8] Payload Bit [7:0] Processing State [7:0] Bit [19:16] Payload Bit [15:0] 0’s 37 ALC268 Series Datasheet Codec Response Format Response [31:0] 32-bit response Codec Response Format Response [31:0] 0’s for all nodes Codec Response Format Response [31:0] Bit [15:0] are Coefficient Index Track ID: JATR-1076-21 Rev ...
Page 46
... Payload Bit [15:0] Verb ID=5h Coefficient Index [15:0] Bit [19:16] Payload Bit [15:0] Verb ID=Ch 0’s Bit [19:16] Payload Bit [15:0] Verb ID=4h Coefficient [15:0] 38 ALC268 Series Datasheet Codec Response Format Response [31:0] 0’s for all nodes Codec Response Format Response [31:0] Processing Coefficient [15:0] Codec Response Format Response [31:0] 0’s for all nodes Track ID: JATR-1076-21 ...
Page 47
... Gain[6:0] (Default) 1000000b=40h (0dB) 1000000b=40h (0dB) Index[3:0]=0 (from LOUT1) Default of Bit [7] 0 (Unmute) 39 ALC268 Series Codec Response Format Response [31:0] Bit[7:0] are responsible for ‘Get’ 1: Output amplifier gain is requested 1: Left amplifier gain is requested Gain Range –64dB~0dB in 1dB step – ...
Page 48
... Index[3:0]=0 (from LOUT1) Index[3:0]=1 (from BEEP) Default of Bit [7] 0 (Unmute) Index[3:0]=0 Index[3:0]=1 (from LOUT2) (from BEEP) Default of Bit [7] Default of Bit [7] 1 (Mute) 1 (Mute) 40 ALC268 Series Index[3:0]=Other Default of Bit [7] 1 (Mute) Index[3:0]=2 Index[3:0]=Other (from LOUT1) Default of Bit [7] 1 (Mute) Track ID: JATR-1076-21 Datasheet 0 0 ...
Page 49
... Payload[15 ‘Get Amplifier Gain’: Output Amplifier Mute. 0:Unmute; 1:Mute (Default=1) 6:0 Payload[15 ‘Get Amplifier Gain’: Read as 0’s (No Input Amplifier Gain). Payload[15 ‘Get Amplifier Gain’: Read as 0’s (No Output Amplifier Gain). 2+2 Channel High Definition Audio Codec 41 Track ID: JATR-1076-21 ALC268 Series Datasheet Rev. 1.3 ...
Page 50
... Amp’ bit is not set. 7 Mute. 0: Unmute 1: Mute (-∞gain) 6:0 Gain[6:0]. A 7-bit step value specifying the amplifier gain. 2+2 Channel High Definition Audio Codec Bit [19:8] Payload Bit [7:0] Verb ID=3h ‘Set’ payload [7:0] 42 ALC268 Series Datasheet Codec Response Format Response [31:0] 0’s for all nodes Track ID: JATR-1076-21 Rev. 1.3 ...
Page 51
... Sample Base Rate (BASE). 0: 48kHz 13:11 Sample Base Rate Multiple (MULT). 000b: *1 10:8 Sample Base Rate Divisor (DIV). 000b: /1 100b: /5 The ALC268 does not support Divisor. Always read as 000b. 7 Reserved. Read as 0. 6:4 Bits per Sample (BITS). 000b: 8 bits 100b: 32 bits 3:0 Number of Channels channel ...
Page 52
... Reserved 1: 2 channels 2: 3 channels Bit [19:8] Payload Bit [7:0] Verb ID=Ah 0’s 01: Power state is D1 01: Power state ALC268 Series Codec Response Format Response [31:0] 0’s for all nodes 011b: *4 100b~111b: Reserved 011b: /4 111b: /8 011b: 24 bits ……… 15: 16 channels ...
Page 53
... Bit [19:8] Payload Bit [7:0] Power State [7:0] 01: Power state is D1 01: Power state is D1 Bit [19:8] Payload Bit [7:0] 0’s 45 ALC268 Series Codec Response Format Response [31:0] 0’s for all nodes 10: Power state is D2 11: Power state is D3 10: Power state is D2 11: Power state is D3 Codec Response Format Response [31:0] Stream & ...
Page 54
... Payload Bit [7:0] Stream & Channel [7:0] Bit [19:8] Payload Bit [7:0] 0’s 1: Enabled 1: Enabled 001b: 50% of AVDD 100b: 80% of AVDD 46 ALC268 Series Datasheet Codec Response Format Response [31:0] 0’s for all nodes Codec Response Format Response [31:0] Pin Control [7:0] 010b: Ground 0V 101b: 100% of AVDD Track ID: JATR-1076-21 ...
Page 55
... Pin Control [7:0] 1: Enabled 1: Enabled 1: Enabled 001b: 50% of AVDD 100b: 80% of AVDD) Bit [19:8] Payload Bit [7:0] 0’s 1: Enabled 47 ALC268 Series Datasheet Codec Response Format Response [31:0] 0’s for all nodes 010b: Ground 0V 101b: 100% of AVDD Codec Response Format Response [31:0] 32-bit Response Track ID: JATR-1076-21 Rev. 1.3 ...
Page 56
... Codec Response: Pin widget 14h (LINE-OUT), 15h (HP-OUT), 18h (MIC1), 19h (MIC2), 1Ah (LINE1) Bit Description 31 Presence Detect Status device is attached to the pin 30:0 Measured Impedance. Note: The ALC268 does not support impedance sensing. Read as 0’s. Codec Response for other NID Bit Description 31:0 Not Supported (returns 00000000h). 2+2 Channel High Definition Audio Codec Bit [19:8] ...
Page 57
... Sense Left channel (Tip) 1: Sense Right channel (Ring) Note: The ALC268 does not support ‘Execute Pin Sense’ and will ignore this verb and respond with 0’s. 8.25. Verb – Get Configuration Default (Verb ID=F1Ch) Read the 32-bit sticky register for each Pin Widget configured by software. ...
Page 58
... Codec Response for Other NID Bit Description 31:0 0’s. 2+2 Channel High Definition Audio Codec Bit [19:8] Payload Bit [7:0] Label [7:0] Verb ID=71Ch, Bit [19:8] Payload Bit [7:0] 0’s 50 ALC268 Series Datasheet Codec Response Format Response [31:0] 0’s for all nodes Codec Response Format Response [31:0] Divider [7:0] Track ID: JATR-1076-21 Rev. 1.3 ...
Page 59
... Node ID=01h Verb ID=F15h Codec Response for NID=01h (Audio Function Group) Bit Description 31:8 Reserved. 7:4 GPIO[7:4] Data. Not supported in the ALC268. 3:0 GPIO[3:0] Data. The value written (output) or sensed (input) on the corresponding pin enabled. Codec Response for Other NID Bit Description 31:0 0’s. ...
Page 60
... Set command for NID=01h (Audio Function Group) Bit Description 31:8 Reserved. 7:4 GPIO[7:4] Output Data. Not supported in the ALC268. 3:0 GPIO[3:0] Output Data. The value written determines the value driven on a pin that is configured as an output pin. Codec Response for All NID Bit ...
Page 61
... Bit Description 31:8 Reserved. 7:4 GPIO[7:4] Enable Mask. Not supported in the ALC268. 3:0 GPIO[3:0] Enable Mask. 0: The corresponding GPIO pin is disabled and is in Hi-Z state 1: The corresponding GPIO pin is enabled. Its behavior is determined by the GPIO direction control Note: All nodes except Audio Function Group (NID=01h) will ignore this verb. ...
Page 62
... Bit Description 31:8 Reserved. 7:4 GPIO[7:4] Unsolicited Enable Mask. Not supported in the ALC268. 3:0 GPIO[3:0] Unsolicited Enable Mask. 0: Unsolicited response will not be sent on link 1: Unsolicited response will be sent on link when state of corresponding GPIO has been changed Note: All nodes except Audio Function Group (NID=01h) will ignore this verb. ...
Page 63
... Cad=X Node ID=01h Verb ID=7FFh Codec Response Bit Description 31:0 Reserved. Read as 0’s. Note: The Function Reset command causes all widgets in the ALC268 to return to their power-on default state. 2+2 Channel High Definition Audio Codec Bit [19:8] Payload Bit [7:0] UnsolEnable [7:0] Bit [19:8] Payload Bit [7:0] 0’s ...
Page 64
... V for Validity Control (control V bit and data in Sub-Frame). 0 DigEn. Digital Enable. 0: OFF 1: ON Codec Response for Other NID Bit Description 31:0 0’s. 2+2 Channel High Definition Audio Codec Bit [19:8] Payload Bit [7:0] 0’s 56 ALC268 Series Datasheet Codec Response Format Response [31:0] Bit[31:16]=0’s, Bit[15:0] are SIC bit Track ID: JATR-1076-21 Rev. 1.3 ...
Page 65
... Description – SIC (S/PDIF IEC Control) Bit[7:0] 7 Reserved. Read as 0’s. 6:0 CC[6:0] (Category Code). 2+2 Channel High Definition Audio Codec Bit [19:8] Payload Bit [7:0] SIC [7:0] Bit [19:8] Payload Bit [7:0] SIC [15:8] 57 ALC268 Series Datasheet Codec Response Format Response [31:0] 0’s Codec Response Format Response [31:0] 0’s Track ID: JATR-1076-21 Rev. 1.3 ...
Page 66
... The volume generated by an external HW volume control will directly affect amplifier volume 6:0 Volume in Steps. Note: The ALC268 does not support volume knob widget will ignore this verb and respond with 0’s. Set Command Format (Verb ID=70Fh) Bit [31:28] Bit [27:20] ...
Page 67
... ESD (Electrostatic Discharge) Susceptibility Voltage =25°C, with 50pF external load. Table 75. Threshold Voltage Symbol Minimum V -0. 0.65*DVDDIO 0.56*DVDD IH V 0.9*DVDD - ALC268 Series Datasheet Typical Maximum 3.3 3.6 3.3 3.6 3.3 5.5 - +70 - +125 4000V Typical Maximum - DVDD+0.30 - 0.30*DVDDIO - - - 0.44*DVDD - - - - - 0.1*DVDD - 50k ...
Page 68
... Parameter S/PDIF-OUT High Level Output S/PDIF-OUT Low Level Output 2+2 Channel High Definition Audio Codec Table 76. Digital Filter Characteristics Minimum Table 77. S/PDIF Input/Output Characteristics Symbol Minimum V 3 ALC268 Series Typical Maximum - 0.454*Fs (-1dB -76.0 - ±0. 0.454*Fs (-1dB -78.5 - ±0.05 - Typical Maximum 3 0.3 ...
Page 69
... Channel High Definition Audio Codec Table 78. Link Reset and Initialization Timing Symbol Minimum T 1.0 RST T 20 PLL T - FRAME 4 BCLK T RST Figure 16. Link Reset and Initialization Timing 61 ALC268 Series Datasheet Typical Maximum - - - - - 1 Frame Time Initialization >= 4 BCLK Sequence Normal Frame SYNC Initialization Request ...
Page 70
... Channel High Definition Audio Codec Symbol Minimum - - T - cycle T - jitter T 18.75 (45%) high T 18.75 (45%) low T 2.1 setup T 2.1 hold T - tco T - flight T_cycle T_high T_low T_hold T_tco OH OL Figure 17. Link Signals Timing 62 ALC268 Series Typical Maximum 24.0 - 41. 2.0 - 22.91 (55%) - 22.91 (55 7.5 8.0 2.0 - T_flight Track ID: JATR-1076-21 Datasheet Units MHz (%) ns (%) Rev. 1.3 ...
Page 71
... S/PDIF-OUT Rising Time S/PDIF-OUT Falling Time *1: Bit parameters for 48kHz sample rate of S/PDIF-OUT 9.2.4. Test Mode The ALC268 does not support codec test mode or Automatic Test Equipment (ATE) mode. 2+2 Channel High Definition Audio Codec Table 80. S/PDIF Output Timing Symbol Minimum - - T - ...
Page 72
... Sampling frequency=48kHz; 0dB=1Vrms • 10KΩ/50pF load; Test bench Characterization BW:10Hz~22kHz Table 81. Analog Performance Min - - - - - - - FS=Full-Scale. 64 ALC268 Series Datasheet Typ Max Units 1.1 - Vrms 1.4 - Vrms FSA FSA - FS 0.454* 0.454*Fs ...
Page 73
... AVSS2 ALC268 ALC268- DMIC-CLK 47 EAPD 48 SPDIFO C23 C25 + 10u 0.1u C28 10p AGND C34 10p C36 10p Figure 19. Filter Connection 65 ALC268 Series MIC1-VREFO-R MIC2-VREFO MIC1-VREFO-L C5 +5VA 0.1u 10u 24 LINE1-R LINE1-R 23 LINE1-L LINE1-L 22 MIC1-R MIC1-R 21 MIC1-L MIC1-L C16 20 1u CD-R C17 ...
Page 74
... Channel High Definition Audio Codec LOUT-R LOUT-L +12V D2 1N4148 FERB MIC1-R MIC1 MIC1-VREFO-R +100u MIC1-VREFO-L LINE1-R LINE1-L Functions LINE-OUT w/ amplfier Mic-In Line-In HP-OOUT w/ amplifier Mic-In 66 ALC268 Series LOUT-JD C1 100u 100u 100P 100P MIC1- C10 C11 R3 2.2K 100P 100P R4 2.2K LINE1-JD ...
Page 75
... Figure 21. Front Panel Header and Front Panel I/O Cable 2+2 Channel High Definition Audio Codec HD Audio Front Panel I/O Cable R15 2. MIC2- Key 7 8 HP- CON10A Front panel header 67 ALC268 Series J2 FIO-MICIN FIO-MICIN FIO-HPOUT-R FMIC-JD-RETURN 5 6 FIO-JD KEY 7 8 FIO-HPOUT-L FHP-JD-RETURN 9 10 CON10A FIO-JD ...
Page 76
... As the ALC268 series does not support LINE2 (port-E) or HP-OUT (port-A), these pins may be connected to the front panel header as the headphone output. To accommodate the ALC268 series and ALC262 series on the same front panel I/O cable, the connection of the front panel header in Figure 21 is modified ...
Page 77
... This section describes the ALC268 series digital microphone implementation. There is one Clock output pin and 1 Data input pin in the ALC268 series. The ALC268 series provide the clock signal to the digital microphone. When the digital microphone receives the external sound input, it converts the analog signals to digital in a 1-bit format ...
Page 78
... Mechanical Dimensions 11.1. LQFP-48 Mechanical Dimensions (ALC268/ALC268-VB) SYMBOL MILLIMETER MIN. TYP MAX 0. 1.35 1. 9.00 BSC D1 7.00 BSC D2 5.50 E 9.00 BSC E1 7.00 BSC E2 5.50 b 0.17 0.20 e 0.50 BSC 3.5 L 0.45 0. 1.00 2+2 Channel High Definition Audio Codec L L1 INCH MIN. TYP MAX 1. 0.063 0.15 0.002 - 0.006 1.45 0.053 0.055 0.057 0.20 0.004 - 0.008 ...
Page 79
... QFN-48 Mechanical Dimensions (ALC268Q) SYMBOL MILLIMETER MIN. TYP MAX. MIN. A 0.80 0.85 1.00 A1 0.00 0.02 0. 0. 0.18 0.23 0.30 D 7.00BSC D1 6.75BSC D2 2.25 4.70 5.25 E 7.00BSC E1 6.75BSC E2 2.25 4.70 5.25 e 0.50BSC L 0.30 0.40 0. aaa - - 0.25 bbb - - 0.10 chamfer - - 0.60 2+2 Channel High Definition Audio Codec INCH TYP MAX 0.031 0.033 0.039 0.000 0.001 0.002 - 0.026 ...
Page 80
... QFN-48 & ‘Green’ Package (ALC268 Version A) ALC268-VB1-GR ALC268 Version B1, LQFP-48 with ‘Green’ Package Note 1: See page 6 and page 7 for Green package and version identification. Note 2: Above parts are tested under AVDD =5.0V. If customers have lower AVDD request, please contact Realtek sales representatives or agents ...