STM8L151G4Y3 STMICROELECTRONICS [STMicroelectronics], STM8L151G4Y3 Datasheet
STM8L151G4Y3
Related parts for STM8L151G4Y3
STM8L151G4Y3 Summary of contents
Page 1
MCU Flash Data EEPROM RTC, LCD, timers, USART, I2C, SPI, ADC, DAC, comparators Features ■ Operating conditions – Operating power supply range 1 3.6 V (down to 1.65 V ...
Page 2
Contents Contents 1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 3
STM8L151xx, STM8L152xx 3.16 Communication interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 4
Contents 9.3.9 9.3.10 9.3.11 9.3.12 9.3.13 9.4 Thermal characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 5
STM8L151xx, STM8L152xx List of tables Table 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 6
List of tables Table 47. Comparator 2 characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 7
STM8L151xx, STM8L152xx List of figures Figure 1. STM8L15xxx device block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 8
List of figures Figure 48. UFQFPN48 mm, 0.5 mm pitch, package outline . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 9
STM8L151xx, STM8L152xx 1 Introduction This document describes the STM8L15xxx family features, pinout, mechanical data and ordering information. The STM8L15xxx devices are referred to as medium-density devices in the STM8L15xxx reference manual (RM0031) and in the STM8L Flash programming manual (PM0054) ...
Page 10
Description 2 Description The STM8L15xxx devices are members of the STM8L Ultralow power 8-bit family. The STM8L15xxx family operates from 1 3.6 V (down to 1. power down) and is available in the 40 to +85 ...
Page 11
STM8L151xx, STM8L152xx 2.1 Device overview Table 2. STM8L15x low power device features and peripheral counts Features Flash (Kbytes) Data EEPROM (Kbytes) RAM-Kbytes LCD Basic Timers General purpose Advanced control SPI Communication I2C interfaces USART GPIOs 12-bit synchronized ADC (number of ...
Page 12
Description 2.2 Ultralow power continuum The Ultralow power STM8L151xx and STM8L152xx are fully pin-to-pin, software and feature compatible. Besides the full compatibility within the family, the devices are part of STMicroelectronics microcontrollers UtraLowPower strategy which also includes STM8L101xx and STM32L15xxx. ...
Page 13
STM8L151xx, STM8L152xx 3 Functional overview Figure 1. STM8L15xxx device block diagram OSC_IN, 1-16 MHz oscillator OSC_OUT 16 MHz internal RC OSC32_IN, 32 kHz oscillator OSC32_OUT 38 kHz internal RC Interrupt controller STM8 Core Debug module SWIM (SWIM) 2 channels 16-bit ...
Page 14
Functional overview 3.1 Low power modes The STM8L15xxx supports five low power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources: ● Wait mode: CPU clock is stopped, but selected peripherals keep ...
Page 15
STM8L151xx, STM8L152xx offset and read-modify-write type data manipulations ● 8-bit accumulator ● 24-bit program counter - 16 Mbyte linear memory space ● 16-bit stack pointer - access Kbyte level stack ● 8-bit condition code register - 7 ...
Page 16
Functional overview 3.3 Reset and supply management 3.3.1 Power supply scheme The device requires a 1. 3.6 V operating supply voltage (V supply pins must be connected as follows: ● SS1 DD1 I/Os and for ...
Page 17
STM8L151xx, STM8L152xx When entering Halt or Active-halt modes, the system automatically switches from the MVR to the LPVR in order to reduce current consumption. 3.4 Clock management The clock controller distributes the system clock (SYSCLK) coming from different oscillators to ...
Page 18
Functional overview Figure 2. STM8L15x clock tree diagram 1. The HSE clock source can be either an external crystal/ceramic resonator or an external source (HSE bypass). Refer to Section HSE clock in the STM8L15x reference manual (RM0031). 2. The LSE ...
Page 19
STM8L151xx, STM8L152xx 3.6 LCD (Liquid crystal display) The liquid crystal display drives common terminals and segment terminals to drive up to 112 pixels. ● Internal step-up converter to guarantee contrast control whatever V ● ...
Page 20
Functional overview 3.10 Digital-to-analog converter (DAC) ● 12-bit DAC with output buffer ● Synchronized update capability using TIM4 ● DMA capability ● External triggers for conversion ● Input reference voltage V Note: DAC can be served by DMA1. 3.11 Ultralow ...
Page 21
STM8L151xx, STM8L152xx Table 3. Timer feature comparison Counter Counter Timer resolution type TIM1 16-bit up/down TIM2 TIM3 TIM4 8-bit up 3.13.1 TIM1 - 16-bit advanced control timer This is a high-end timer designed for a wide range of control applications. ...
Page 22
Functional overview 3.14 Watchdog timers The watchdog system is based on two independent timers providing maximum security to the applications. 3.14.1 Window watchdog timer The window watchdog (WWDG) is used to detect the occurrence of a software fault, usually generated ...
Page 23
STM8L151xx, STM8L152xx 2 Note can be served by the DMA1 Controller. 3.16.3 USART The USART interface (USART1) allows full duplex, asynchronous communications with external devices requiring an industry standard NRZ asynchronous serial data format. It offers a very ...
Page 24
Pin description 4 Pin description Figure 3. STM8L151Gx UFQFPN 28 package pinout Figure 4. STM8L151Gx WLCSP28 package pinout 24/122 NRST/PA1 1 21 PA2 20 2 PA3 19 3 PA4 18 4 PA5 17 ...
Page 25
STM8L151xx, STM8L152xx Figure 5. STM8L151Kx 32-pin package pinout (without LCD) 1. Example given for the UFQFPN32 package. The pinout is the same for the LQFP32 package. Figure 6. STM8L152Kx 32-pin package pinout (with LCD) 1. Example given for the UFQFPN32 ...
Page 26
Pin description Figure 8. STM8L152Cx 48-pin pinout (with LCD) 26/122 PA0 1 NRST/PA1 2 PA2 3 PA3 4 PA4 5 PA5 6 PA6 7 PA7 ...
Page 27
STM8L151xx, STM8L152xx Table 4. Legend/abbreviation for table 5 Type Level Port and control configuration Reset state Table 5. STM8L15x pin description Pin number Pin name ( NRST/PA1 PA2/OSC_IN/ ( [USART1_TX] (3) [SPI1_MISO] ...
Page 28
Pin description Table 5. STM8L15x pin description (continued) Pin number Pin name PA5/TIM3_BKIN/ (3) [TIM3_TRIG (2) LCD_COM1 /ADC1_IN1/ COMP1_INP PA6/[ADC1_TRIG] ( LCD_COM2 /ADC1_IN0/ COMP1_INP PA7/LCD_SEG0 (5) PB0 ...
Page 29
STM8L151xx, STM8L152xx Table 5. STM8L15x pin description (continued) Pin number Pin name PB3/[TIM2_TRIG] TIM1_CH1N/ ( LCD_SEG13 / ADC1_IN15/RTC_ALARM /COMP1_INP (5) PB4 /[SPI1_NSS] ( LCD_SEG14 / ADC1_IN14/COMP1_INP (5) PB4 /[SPI1_NSS] (2) LCD_SEG14 / ...
Page 30
Pin description Table 5. STM8L15x pin description (continued) Pin number Pin name PB7/[SPI1_MISO] ( LCD_SEG17 / ADC1_IN11/COMP1_INP ( PC0 /I2C1_SDA ( PC1 /I2C1_SCL PC2/[USART1_RX ...
Page 31
STM8L151xx, STM8L152xx Table 5. STM8L15x pin description (continued) Pin number Pin name PC7/LCD_SEG25 ADC1_IN3/COMP2_INM/ COMP1_INP PD0/TIM3_CH2/ (3) [ADC1_TRIG] ( LCD_SEG7 /ADC1_IN2 2/COMP2_INP/ COMP1_INP PD0/TIM3_CH2/ (3) [ADC1_TRIG ADC1_IN22/COMP2_INP/ COMP1_INP ...
Page 32
Pin description Table 5. STM8L15x pin description (continued) Pin number Pin name PD2/TIM1_CH1 ( /LCD_SEG8 / ADC1_IN20/COMP1_INP PD3/ TIM1_TRIG/ ( LCD_SEG9 /ADC1_IN1 9/COMP1_INP PD3/ TIM1_TRIG/ (2) LCD_SEG9 / - - 11 F3 ...
Page 33
STM8L151xx, STM8L152xx Table 5. STM8L15x pin description (continued) Pin number Pin name PE1/TIM1_CH2N (2) /LCD_SEG2 PE2/TIM1_CH3N (2) /LCD_SEG3 PE3/LCD_SEG4 PE4/LCD_SEG5 PE5/LCD_SEG6 ...
Page 34
Pin description Table 5. STM8L15x pin description (continued) Pin number Pin name SS2 (8) PA0 /[USART1_CK SWIM/BEEP/IR_TIM 1. At power-up, the PA1/NRST pin is a reset input pin with pull-up. To ...
Page 35
STM8L151xx, STM8L152xx 5 Memory and register map 5.1 Memory mapping The memory map is shown in Figure 9. Memory map 0x00 0000 Stack 0x00 07FF 0x00 0800 0x00 0FFF 0x00 1000 0x00 13FF 0x00 1400 0x00 47FF 0x00 4800 0x00 ...
Page 36
Memory and register map Table 6. Flash and RAM boundary addresses Memory area RAM Flash program memory 5.2 Register map Table 7. I/O port hardware register map Address Block 0x00 5000 0x00 5001 0x00 5002 Port A 0x00 5003 0x00 ...
Page 37
STM8L151xx, STM8L152xx Table 7. I/O port hardware register map (continued) Address Block 0x00 5019 0x00 501A 0x00 501B Port F 0x00 501C 0x00 501D Table 8. General hardware register map Address Block 0x00 501E to 0x00 5049 0x00 5050 0x00 ...
Page 38
Memory and register map Table 8. General hardware register map (continued) Address Block 0x00 5070 0x00 5071 0x00 5072 to 0x00 5074 0x00 5075 0x00 5076 0x00 5077 0x00 5078 0x00 5079 0x00 507A DMA1 0x00 507B 0x00 507C 0x00 ...
Page 39
STM8L151xx, STM8L152xx Table 8. General hardware register map (continued) Address Block 0x00 5084 0x00 5085 0x00 5086 0x00 5087 0x00 5088 0x00 5089 0x00 508A 0x00 508B 0x00 508C 0x00 508D 0x00 508E 0x00 508F DMA1 0x00 5090 0x00 5091 ...
Page 40
Memory and register map Table 8. General hardware register map (continued) Address Block 0x00 50A0 0x00 50A1 0x00 50A2 ITC - EXTI 0x00 50A3 0x00 50A4 0x00 50A5 0x00 50A6 0x00 50A7 WFE 0x00 50A8 0x00 50A9 to 0x00 50AF ...
Page 41
STM8L151xx, STM8L152xx Table 8. General hardware register map (continued) Address Block 0x00 50D0 to 0x00 50D2 0x00 50D3 WWDG 0x00 50D4 0x00 50D5 to 00 50DF 0x00 50E0 0x00 50E1 IWDG 0x00 50E2 0x00 50E3 to 0x00 50EF 0x00 50F0 ...
Page 42
Memory and register map Table 8. General hardware register map (continued) Address Block 0x00 5140 0x00 5141 0x00 5142 0x00 5143 0x00 5144 0x00 5145 0x00 5146 0x00 5147 0x00 5148 0x00 5149 0x00 514A 0x00 514B 0x00 514C 0x00 ...
Page 43
STM8L151xx, STM8L152xx Table 8. General hardware register map (continued) Address Block 0x00 5200 0x00 5201 0x00 5202 0x00 5203 SPI1 0x00 5204 0x00 5205 0x00 5206 0x00 5207 0x00 5208 to 0x00 520F 0x00 5210 0x00 5211 0x00 5212 0x00 ...
Page 44
Memory and register map Table 8. General hardware register map (continued) Address Block 0x00 5230 0x00 5231 0x00 5232 0x00 5233 0x00 5234 0x00 5235 USART1 0x00 5236 0x00 5237 0x00 5238 0x00 5239 0x00 523A 0x00 523B to 0x00 ...
Page 45
STM8L151xx, STM8L152xx Table 8. General hardware register map (continued) Address Block 0x00 5250 0x00 5251 0x00 5252 0x00 5253 0x00 5254 0x00 5255 0x00 5256 0x00 5257 0x00 5258 0x00 5259 0x00 525A 0x00 525B TIM2 0x00 525C 0x00 525D ...
Page 46
Memory and register map Table 8. General hardware register map (continued) Address Block 0x00 5280 0x00 5281 0x00 5282 0x00 5283 0x00 5284 0x00 5285 0x00 5286 0x00 5287 0x00 5288 0x00 5289 0x00 528A 0x00 528B TIM3 0x00 528C ...
Page 47
STM8L151xx, STM8L152xx Table 8. General hardware register map (continued) Address Block 0x00 52B0 0x00 52B1 0x00 52B2 0x00 52B3 0x00 52B4 0x00 52B5 0x00 52B6 0x00 52B7 0x00 52B8 0x00 52B9 0x00 52BA 0x00 52BB 0x00 52BC 0x00 52BD 0x00 ...
Page 48
Memory and register map Table 8. General hardware register map (continued) Address Block 0x00 52D2 0x00 52D3 0x00 52D4 to 0x00 52DF 0x00 52E0 0x00 52E1 0x00 52E2 0x00 52E3 0x00 52E4 TIM4 0x00 52E5 0x00 52E6 0x00 52E7 0x00 ...
Page 49
STM8L151xx, STM8L152xx Table 8. General hardware register map (continued) Address Block 0x00 534E 0x00 534F ADC1 0x00 5350 0x00 5351 0x00 5352 to 0x00 537F 0x00 5380 0x00 5381 0x00 5382 to 0x00 5383 0x00 5384 0x00 5385 0x00 5386 ...
Page 50
Memory and register map Table 8. General hardware register map (continued) Address Block 0x00 5400 0x00 5401 0x00 5402 0x00 5403 LCD 0x00 5404 0x00 5405 0x00 5406 0x00 5407 0x00 5408 to 0x00 540B 0x00 540C 0x00 540D 0x00 ...
Page 51
STM8L151xx, STM8L152xx Table 8. General hardware register map (continued) Address Block 0x00 5430 0x00 5431 0x00 5432 0x00 5433 0x00 5434 0x00 5435 0x00 5436 0x00 5437 RI 0x00 5438 0x00 5439 0x00 543A 0x00 543B 0x00 543C 0x00 543D ...
Page 52
Memory and register map Table 9. CPU/SWIM/debug module/interrupt controller registers Address Block Register Label 0x00 7F00 0x00 7F01 0x00 7F02 0x00 7F03 0x00 7F04 (1) 0x00 7F05 CPU 0x00 7F06 0x00 7F07 0x00 7F08 0x00 7F09 0x00 7F0A 0x00 7F0B ...
Page 53
STM8L151xx, STM8L152xx Table 9. CPU/SWIM/debug module/interrupt controller registers (continued) Address Block Register Label 0x00 7F90 DM_BK1RE 0x00 7F91 DM_BK1RH 0x00 7F92 DM_BK1RL 0x00 7F93 DM_BK2RE 0x00 7F94 DM_BK2RH 0x00 7F95 DM DM_BK2RL 0x00 7F96 0x00 7F97 0x00 7F98 DM_CSR1 0x00 ...
Page 54
Interrupt vector mapping 6 Interrupt vector mapping Table 10. Interrupt mapping IRQ Source Description No. block RESET Reset TRAP Software interrupt 0 1 FLASH EOP/WR_PG_DIS 2 DMA1 0/1 DMA1 channels 0/1 3 DMA1 2/3 DMA1 channels 2/3 4 RTC RTC ...
Page 55
STM8L151xx, STM8L152xx Table 10. Interrupt mapping (continued) IRQ Source Description No. block 24 TIM1 Capture/Compare 25 TIM4 Update/overflow/trigger 26 SPI1 End of Transfer Transmission 27 USART 1 complete/transmit data register empty Receive Register Data 28 USART 1 full/overrun/idle line detected/parity ...
Page 56
Option bytes 7 Option bytes Option bytes contain configurations for device hardware features as well as the memory protection of the device. They are stored in a dedicated memory block. All option bytes can be modified in ICP mode (with ...
Page 57
STM8L151xx, STM8L152xx Table 12. Option byte description Option byte No. ROP[7:0] Memory readout protection (ROP) OPT0 0xAA: Disable readout protection (write access via SWIM protocol) Refer to Readout protection section in the STM8L15x reference manual (RM0031). UBC[7:0] Size of the ...
Page 58
Option bytes Table 12. Option byte description (continued) Option byte No. BOR_ON: 0: Brownout reset off 1: Brownout reset on OPT5 BOR_TH[3:1]: Brownout reset thresholds. Refer to the value of BOR_TH bits. OPTBL[15:0]: This option is checked by the boot ...
Page 59
STM8L151xx, STM8L152xx 8 Unique ID devices feature a 96-bit unique device identifier which provides a reference number that is unique for any device and in any context. The 96 bits of the identifier can never be altered by the user. ...
Page 60
Electrical parameters 9 Electrical parameters 9.1 Parameter conditions Unless otherwise specified, all voltages are referred to V 9.1.1 Minimum and maximum values Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply ...
Page 61
STM8L151xx, STM8L152xx 9.1.5 Pin input voltage The input voltage measurement on a pin of the device is described in Figure 11. Pin input voltage 9.2 Absolute maximum ratings Stresses above those listed as “absolute maximum ratings” may cause permanent damage ...
Page 62
Electrical parameters Table 15. Current characteristics Symbol I Total current into V VDD I Total current out of V VSS Output current sunk by IR_TIM pin (with high sink LED driver capability Output current sunk by any other ...
Page 63
STM8L151xx, STM8L152xx 9.3 Operating conditions Subject to general operating conditions for V 9.3.1 General operating conditions Table 17. General operating conditions Symbol Parameter System clock (1) f SYSCLK frequency Standard operating V DD voltage Analog operating V DDA voltage Power ...
Page 64
Electrical parameters 9.3.2 Power-up / power-down operating conditions Table 18. Operating conditions at power-up / power-down (1) (1) Symbol Parameter V rise time rate DD t VDD V fall time rate DD t Reset release delay TEMP V Power-down reset ...
Page 65
STM8L151xx, STM8L152xx Figure 12. POR/BOR thresholds Internal NRST Operating power supply Vdd Doc ID 15962 Rev 5 Electrical parameters Vdd 65/122 ...
Page 66
Electrical parameters 9.3.3 Supply current characteristics Total current consumption The MCU is placed under the following conditions: ● All I/O pins in input mode with a static value at V ● All peripherals are disabled except if explicitly mentioned. Subject ...
Page 67
STM8L151xx, STM8L152xx Table 19. Total current consumption in Run mode (continued) Para meter Symbol (1) All peripherals OFF, code Supply executed current I DD(RUN) from Flash, in Run V from mode Based on ...
Page 68
Electrical parameters Figure 13. Typ Typical current consumption measured with code executed from RAM 68/122 vs MHz DD(RUN) DD CPU Doc ID 15962 Rev 5 STM8L151xx, STM8L152xx ...
Page 69
STM8L151xx, STM8L152xx Table 20. Total current consumption in Wait mode Symbol Parameter CPU not clocked, all peripherals OFF, Supply code executed I current in from RAM DD(Wait) Wait mode with Flash in I (5) mode, V from DD 1.65 V ...
Page 70
Electrical parameters 1. Based on characterization results, unless specified 2. All peripherals OFF, V from 1. 3.6 V, HSI internal RC osc For temperature range 6. 4. For temperature range 3. 5. Flash is ...
Page 71
STM8L151xx, STM8L152xx Table 21. Total current consumption and timing in Low power run mode at V 3.6 V (1) Symbol Parameter Supply current in Low I DD(LPR) power run mode 1. Based on characterization results, unless otherwise specified 2. No ...
Page 72
Electrical parameters Figure 15. Typ. I 72/122 vs. V (LSI clock source) DD(LPR 1.6 2.1 2.6 V [V] DD Doc ID 15962 Rev 5 STM8L151xx, STM8L152xx -40°C 25°C 90°C ...
Page 73
STM8L151xx, STM8L152xx Table 22. Total current consumption in Low power wait mode at V (1)(2) Symbol Parameter Supply current in I DD(LPW) Low power wait mode 1. No floating I/Os. 2. Based on characterization results, unless otherwise specified. 3. Timer ...
Page 74
Electrical parameters Figure 16. Typ. I 74/122 vs. V (LSI clock source) DD(LPW) DD 16.00 14.00 12.00 10.00 8.00 6.00 4.00 2.00 0.00 1.6 2.1 2.6 V [V] DD Doc ID 15962 Rev 5 STM8L151xx, STM8L152xx -40°C 25°C 90°C 130°C ...
Page 75
STM8L151xx, STM8L152xx Table 23. Total current consumption and timing in Active-halt mode 1. 3 (1)(2) Symbol Parameter Supply current in I DD(AH) Active-halt mode Conditions T = -40 ° °C A ...
Page 76
Electrical parameters Table 23. Total current consumption and timing in Active-halt mode 1. 3.6 V (continued) DD (1)(2) Symbol Parameter Supply current in I DD(AH) Active-halt mode Supply current during wakeup time from I DD(WUFAH) ...
Page 77
STM8L151xx, STM8L152xx 7. LCD enabled with internal LCD booster V connected. 8. Oscillator bypassed (LSEBYP = 1 in CLK_ECKCR). When configured for extenal crystal, the LSE consumption (I ) must be added. Refer to DD LSE 9. RTC enabled. Clock ...
Page 78
Electrical parameters Current consumption of on-chip peripherals Table 26. Peripheral current consumption Symbol I TIM1 supply current DD(TIM1) I TIM2 supply current DD(TIM2) I TIM3 supply current DD(TIM3) I TIM4 timer supply current DD(TIM4) I USART1 supply current DD(USART1) I ...
Page 79
STM8L151xx, STM8L152xx Table 27. Current consumption under external reset Symbol Parameter Supply current under I DD(RST) (1) external reset 1. All pins except PA0, PB0 and PB4 are floating under reset. PA0, PB0 and PB4 are configured with pull-up under ...
Page 80
Electrical parameters HSE crystal/ceramic resonator oscillator The HSE clock can be supplied with MHz crystal/ceramic resonator oscillator. All the information given in this paragraph is based on characterization results with specified typical external components. In the ...
Page 81
STM8L151xx, STM8L152xx LSE crystal/ceramic resonator oscillator The LSE clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph is based on characterization results with specified typical external components. In the application, the ...
Page 82
Electrical parameters Internal clock sources Subject to general operating conditions for V High speed internal RC oscillator (HSI) Table 32. HSI oscillator characteristics (1) Symbol Parameter f Frequency HSI Accuracy of HSI ACC HSI oscillator (factory calibrated) HSI user trim ...
Page 83
STM8L151xx, STM8L152xx Low speed internal RC oscillator (LSI) Table 33. LSI oscillator characteristics Symbol f Frequency LSI t LSI oscillator wakeup time su(LSI) LSI oscillator frequency I DD(LSI) (3) drift 1 3 ...
Page 84
Electrical parameters 9.3.5 Memory characteristics T = -40 to 125 °C unless otherwise specified. A Table 34. RAM and hardware registers Symbol V Data retention mode RM 1. Minimum supply voltage without losing data stored in RAM (in Halt mode ...
Page 85
STM8L151xx, STM8L152xx 9.3.6 I/O port pin characteristics General characteristics Subject to general operating conditions for V unused pins must be kept at a fixed voltage: using the output mode of the I/O for example or an external pull-up or pull-down ...
Page 86
Electrical parameters 2. Data based on characterization results, not tested in production. 3. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested. 4. The max. value may be exceeded if negative current is injected on adjacent ...
Page 87
STM8L151xx, STM8L152xx Figure 23. Typical pull-up resistance R Figure 24. Typical pull-up current with with Doc ID 15962 Rev 5 Electrical parameters =V SS 87/122 ...
Page 88
Electrical parameters Output driving current Subject to general operating conditions for V Table 37. Output driving current (standard ports) I/O Symbol Type (1) V Output low level voltage for an I/O pin OL (2) Output high level voltage for an ...
Page 89
STM8L151xx, STM8L152xx Figure 25. Typ ports) Figure 27. Typ drain ports) Figure 29. Typ (standard ports) = 3.0 V (standard Figure 26. Typ. ...
Page 90
Electrical parameters NRST pin Subject to general operating conditions for V Table 40. NRST pin characteristics Symbol Parameter V NRST input low level voltage IL(NRST) V NRST input high level voltage IH(NRST) V NRST output low level voltage OL(NRST) V ...
Page 91
STM8L151xx, STM8L152xx Figure 32. Typical NRST pull-up current I The reset network shown in must ensure that the level on the NRST pin can go below the V Table 40. Otherwise the reset is not taken into account internally. Figure ...
Page 92
Electrical parameters 9.3.7 Communication interfaces SPI1 - Serial peripheral interface Unless otherwise specified, the parameters given in performed under ambient temperature, f conditions summarized in the input/output alternate function characteristics (NSS, SCK, MOSI, MISO). Table 41. SPI1 characteristics Symbol Parameter ...
Page 93
STM8L151xx, STM8L152xx Figure 34. SPI1 timing diagram - slave mode and CPHA=0 NSS input t SU(NSS) CPHA= 0 CPOL=0 t w(SCKH) CPHA w(SCKL) CPOL=1 t a(SO) MISO OUT su(SI) MOSI I NPUT Figure 35. SPI1 ...
Page 94
Electrical parameters Figure 36. SPI1 timing diagram - master mode High NSS input CPHA= 0 CPOL=0 CPHA= 0 CPOL=1 CPHA=1 CPOL=0 CPHA=1 CPOL=1 t su(MI) MISO INP UT MOSI OUTUT 1. Measurement points are done at CMOS levels: 0.3V 94/122 ...
Page 95
STM8L151xx, STM8L152xx Inter IC control interface Subject to general operating conditions for V 2 The STM8L I C interface (I2C1) meets the requirements of the Standard I protocol described in the following table with the restriction ...
Page 96
Electrical parameters Figure 37. Typical application with BUS SDA t f(SDA) SCL t h(STA) 1. Measurement points are done at CMOS levels: 0 96/122 2 C bus and timing diagram ...
Page 97
STM8L151xx, STM8L152xx 9.3.8 LCD controller (STM8L152xx only) Table 43. LCD characteristics Symbol V LCD V LCD0 V LCD1 V LCD2 V LCD3 V LCD4 V LCD5 V LCD6 V LCD7 C EXT ...
Page 98
Electrical parameters 9.3.9 Embedded reference voltage Based on characterization results, unless otherwise specified. Table 44. Reference voltage characteristics Symbol Parameter Internal reference voltage I REFINT consumption ADC sampling time when reading T S_VREFINT the internal reference voltage Internal reference voltage ...
Page 99
STM8L151xx, STM8L152xx 9.3.10 Temperature sensor Based on characterization results, unless otherwise specified. Table 45. TS characteristics Symbol Sensor reference voltage at 90°C ±5 ° SENSOR Avg_slope IDD (TEMP) (2) T Temperature sensor startup time START ...
Page 100
Electrical parameters Data guaranteed by design, not tested in production. Table 47. Comparator 2 characteristics Symbol V Analog supply voltage DDA T Temperature range A V Comparator input voltage range IN Startup time after enable in fast mode t START ...
Page 101
STM8L151xx, STM8L152xx Table 48. DAC characteristics (continued) Symbol Parameter Wakeup time from OFF state. t Input code between lowest and WAKEUP highest possible codes. Power supply rejection ratio (to PSRR (static DC measurement DDA 1. Includes supply current ...
Page 102
Electrical parameters 5. Difference between measured value and ideal value Code 1. Table 50. DAC output on PB4-PB5-PB6 Symbol Internal resistance R between DAC output and int PB4-PB5-PB6 output 28-pin packages only. The DAC channel can be ...
Page 103
STM8L151xx, STM8L152xx Table 51. ADC1 characteristics (continued) (1) Symbol Parameter f 12-bit conversion rate CONV External trigger f TRIG frequency t External trigger latency LAT t Sampling time S t 12-bit conversion time conv Wakeup time from OFF t WKUP ...
Page 104
Electrical parameters Table 52. ADC1 accuracy with V Symbol DNL Differential non linearity INL Integral non linearity TUE Total unadjusted error Offset Offset error Gain Gain error 1. Data based on characterization, not tested in production. Table 53. ADC1 accuracy ...
Page 105
STM8L151xx, STM8L152xx Figure 38. ADC1 accuracy characteristics [1LSB = IDEAL 4095 4094 4093 SSA Figure 39. Typical connection diagram using the ADC 1. Refer to Table 51 ...
Page 106
Electrical parameters Figure 40. Power supply and reference decoupling (V Figure 41. Power supply and reference decoupling (V 9.3.13 EMC characteristics Susceptibility tests are performed on a sample basis during product characterization. 106/122 1 µ µF ...
Page 107
STM8L151xx, STM8L152xx Functional EMS (electromagnetic susceptibility) Based on a simple running application on the product (toggling 2 LEDs through I/O ports), the product is stressed by two electromagnetic events until a failure occurs (indicated by the LEDs). ● ESD: Electrostatic ...
Page 108
Electrical parameters Table 56. EMI data Symbol Parameter S Peak level EMI 1. Not tested in production. Absolute maximum ratings (electrical sensitivity) Based on two different tests (ESD and LU) using specific measurement methods, the product is stressed in order ...
Page 109
STM8L151xx, STM8L152xx 9.4 Thermal characteristics The maximum chip junction temperature (T Table 17: General operating conditions on page The maximum chip-junction temperature, T the following equation: Where: is the maximum ambient temperature in ° C ● T Amax Θ is ...
Page 110
Package characteristics 10 Package characteristics 10.1 ECOPACK In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: ...
Page 111
STM8L151xx, STM8L152xx 10.2 Package mechanical data Figure 42. UFQFPN28 – 28-lead very very thin fine pitch quad flat no-lead package outline ( Drawing is not to scale. Figure 43. Recommended footprint Doc ID 15962 Rev 5 ...
Page 112
Package characteristics Table 60. UFQFPN28 – 28-lead ultra thin fine pitch quad flat no-lead package (4 x 4), package mechanical data Dim. Min A 0.500 3.900 E 3.900 L 0.300 L1 0.250 T b 0.200 e N ...
Page 113
STM8L151xx, STM8L152xx Figure 44. WLCSP28 – 28-pin wafer level chip scale package, package outline Table 61. WLCSP28 – 28-pin wafer level chip scale package, package mechanical data Dim. Min A 0.440 A1 0.165 A2 0.375 b 0.265 D 1.677 E ...
Page 114
Package characteristics Table 61. WLCSP28 – 28-pin wafer level chip scale package, package mechanical data (continued) Dim. Min e4 2.390 F 0.239 G 0.208 eee N 1. Values in inches are converted from mm and rounded to 4 decimal digits. ...
Page 115
STM8L151xx, STM8L152xx Figure 45. UFQFPN32 - 32-lead ultra thin fine pitch quad flat no-lead package outline (1)(2)( Seating plane Pin # 0.30 D2 ...
Page 116
Package characteristics Figure 47. LQFP32 – 32-pin low profile quad flat package outline Pin 1 identification Table 63. LQFP32 – 32-pin low profile quad flat package, package mechanical data Dim. Min A A1 0.05 A2 1.35 b ...
Page 117
STM8L151xx, STM8L152xx Figure 48. UFQFPN48 mm, 0.5 mm pitch, package (1)(2)(3) outline 1. Drawing is not to scale. 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life. 3. There ...
Page 118
Package characteristics Figure 50. LQFP48 – 48-pin low profile quad flat package outline (7x7 Pin 1 identification Table 65. LQFP48 – 48-pin low profile quad flat package (7x7), package mechanical data Dim. Min A A1 0.05 A2 ...
Page 119
STM8L151xx, STM8L152xx 11 Device ordering information Figure 51. STM8L15xxx ordering information scheme Example: Product class STM8 microcontroller Family type L = Low power Sub-family type 151 = Ultralow power 152 = Ultralow power with LCD Pin count ...
Page 120
Revision history 12 Revision history Table 66. Document revision history Date Revision 06-Aug-2009 10-Sep-2009 11-Dec-2009 02-Apr-2010 120/122 1 Initial release Updated peripheral naming throughout document. Added Figure 7: STM8L151Cx 48-pin pinout (without LCD) on page 25 Added capacitive sensing channels ...
Page 121
STM8L151xx, STM8L152xx Table 66. Document revision history Date Revision 23-Jul-2010 Modified Introduction and Modified Table 4: Legend/abbreviation for table 5 on page 27 Table 5: STM8L15x pin description on page 27 PB4 and for reset states in the floating input ...
Page 122
Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any ...