MCF5212 FREESCALE [Freescale Semiconductor, Inc], MCF5212 Datasheet - Page 34

no-image

MCF5212

Manufacturer Part Number
MCF5212
Description
Microcontroller Family Hardware Specification
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5212CAE66
Manufacturer:
FREESCAL
Quantity:
1 210
Part Number:
MCF5212CAE66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5212CAE66
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCF5212LCVM66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5212LCVM66J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5212LCVM80
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5212LCVM80J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Preliminary Electrical Characteristics
2.8
GPIO can be configured for certain pins of the QSPI, DDR Control, TIMERS, UARTS, FEC0, FEC1,
Interrupts and USB interfaces. When in GPIO mode, the timing specification for these pins is given in
Table 28
34
NUM
G1
G2
G3
G4
NOTES:
1
2
3
4
5
6
7
8
EXTAL Input High Voltage
EXTAL Input Low Voltage
PLL Lock Time
Duty Cycle of reference
Frequency un-LOCK Range
Frequency LOCK Range
CLKOUT Period Jitter
On-chip oscillator frequency
External reference
Peak-to-peak Jitter (Clock edge to clock edge)
Long Term Jitter (Averaged over 2 ms interval)
All internal registers retain data at 0 Hz.
“Loss of Reference Frequency” is the reference frequency detected internally, which transitions the PLL into self
clocked mode.
Self clocked mode frequency is the frequency that the PLL operates at when the reference frequency falls below
f
This parameter is characterized before qualification rather than 100% tested.
Proper PC board layout procedures must be followed to achieve specifications.
This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits
in the synthesizer control register (SYNCR).
Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum
f
signal. Noise injected into the PLL circuitry via V
increase the Cjitter percentage for a given interval
Based on slow system clock of 40 MHz measured at f
LOR
sys
External reference
. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock
and
General Purpose I/O Timing
with default MFD/RFD settings.
Figure
4,6
CLKOUT High to GPIO Output Invalid
CLKOUT High to GPIO Output Valid
CLKOUT High to GPIO Input Invalid
GPIO Input Valid to CLKOUT High
5.
Characteristic
4, 5, 7, 7,8
MCF5213 Microcontroller Family Hardware Specification, Rev. 1.2
4
Table 27. PLL Electrical Specifications (continued)
Characteristic
, Measured at f
(V
DD
and V
DDPLL
Table 28. GPIO Timing
SYS
= 2.7 to 3.6 V, V
DDPLL
Max
Preliminary
sys
and V
max.
SSPLL
Symbol
V
V
C
f
SS
IHEXT
f
ILEXT
f
t
LCK
t
oco
jitter
lpll
UL
dc
= V
and variation in crystal oscillator frequency
Symbol
t
t
CHPOV
t
CHPOI
t
SSPLL
PVCH
CHPI
= 0 V)
- 0.75
- 1.5
7.84
V
Min
2.0
40
SS
Min
1.5
1.5
9
-
Freescale Semiconductor
Max
0.75
8.16
V
500
0.8
1.5
.01
60
10
DD
Max
10
-
-
-
% f
% f
% f
% f
MHz
Unit
µs
V
V
sys
ref
ref
ref
Unit
ns
ns
ns
ns

Related parts for MCF5212