MCF5212 FREESCALE [Freescale Semiconductor, Inc], MCF5212 Datasheet - Page 5

no-image

MCF5212

Manufacturer Part Number
MCF5212
Description
Microcontroller Family Hardware Specification
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5212CAE66
Manufacturer:
FREESCAL
Quantity:
1 210
Part Number:
MCF5212CAE66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5212CAE66
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCF5212LCVM66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5212LCVM66J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5212LCVM80
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5212LCVM80J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Freescale Semiconductor
— Sixteen general-purpose, 32-bit data and address registers
— Implements ColdFire ISA_A with extensions to support the user stack pointer register and
— Multiply-Accumulate (MAC) unit with 32-bit accumulator to support 16 × 16 → 32 or
— Illegal instruction decode that allows for 68K emulation support
System debug support
— Real time trace for determining dynamic execution path
— Background debug mode (BDM) for in-circuit debugging (DEBUG_B+)
— Real time debug support, with six hardware breakpoints (4 PC, 1 address and 1 data) that can
On-chip memories
— 32-Kbyte dual-ported SRAM on CPU internal bus, supporting core and DMA access with
— 256 Kbytes of interleaved Flash memory supporting 2-1-1-1 accesses
Power management
— Fully static operation with processor sleep and whole chip stop modes
— Very rapid response to interrupts from the low-power sleep mode (wake-up feature)
— Clock enable/disable for each peripheral when not used
FlexCAN 2.0B module
— Based on and includes all existing features of the Freescale TouCAN module
— Full implementation of the CAN protocol specification version 2.0B
— Flexible Message Buffers (MBs), totalling up to 16 message buffers of 0–8 byte data length
— Unused MB space can be used as general purpose RAM space
— Listen only mode capability
— Content-related addressing
— No read/write semaphores
— Three programmable mask registers: global for MBs 0-13, special for MB14, and special for
— Programmable transmit-first scheme: lowest ID or lowest buffer number
— “Time stamp” based on 16-bit free-running timer
four new instructions for improved bit processing (ISA_A+)
32 × 32 → 32 operations
be configured into a 1- or 2-level trigger
standby power supply support
– Standard Data and Remote Frames (up to 109 bits long)
– Extended Data and Remote Frames (up to 127 bits long)
– 0–8 bytes data length
– Programmable bit rate up to 1 Mbit/sec
each, configurable as Rx or Tx, all supporting standard and extended messages
MB15
MCF5213 Microcontroller Family Hardware Specification, Rev. 1.2
Preliminary
MCF5213 Family Configurations
5

Related parts for MCF5212