SI8440 SILABS [Silicon Laboratories], SI8440 Datasheet

no-image

SI8440

Manufacturer Part Number
SI8440
Description
QUAD-CHANNEL DIGITAL ISOLATOR
Manufacturer
SILABS [Silicon Laboratories]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SI8440-B
Manufacturer:
SI
Quantity:
20 000
Part Number:
SI8440-B-IS
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
SI8440-C-ISR
Manufacturer:
SILICON
Quantity:
8 000
Part Number:
SI8440AA
Manufacturer:
BI
Quantity:
6 239
Part Number:
SI8440AA
Manufacturer:
ST
0
Part Number:
SI8440AB
Manufacturer:
SILICON
Quantity:
268
Part Number:
SI8440AB
Manufacturer:
ST
0
Part Number:
SI8440AB
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
SI8440AB-D-IS1
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
SI8440AB-D-ISR
Manufacturer:
MOS
Quantity:
121
Part Number:
SI8440BA-C-IS1R
Manufacturer:
KEC
Quantity:
15 000
Part Number:
SI8440BA-D-IS1
Manufacturer:
Silicon Labs
Quantity:
1 791
Part Number:
SI8440BB
Manufacturer:
ST
0
Part Number:
SI8440BB
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
SI8440BB-C-IS
Quantity:
24
Company:
Part Number:
SI8440BB-D-IS1R
Quantity:
2 500
Q
Features
Applications
Safety Regulatory Approvals
Description
Silicon Lab's family of digital isolators are CMOS devices that employ
an RF coupler to transmit digital information across an isolation
barrier. Very high speed operation at low power levels is achieved.
These parts are available in a 16-pin wide body SOIC package. Three
speed grade options (1, 10, 100 Mbps) are available and achieve
typical propagation delay of less than 10 ns.
Block Diagram
Rev. 0.3 4/06
High-speed operation:
DC – 150 Mbps
Low propagation delay:
<10 ns
Wide Operating Supply Voltage:
2.375–5.5 V
Low power: I1 + I2 <
12 mA/channel at 100 Mbps
Precise timing:
2 ns pulse width distortion
1 ns channel-channel matching
2 ns pulse width skew
Isolated switch mode supplies
Isolated ADC, DAC
UL recognition:2500 V
Minute per UL1577
CSA component acceptance
notice #5A
* All Pending
U A D
NC
A3
A4
A2
A1
Si8440
-C
H A N N E L
B1
B2
B3
B4
EN2
EN1
A2
A3
A4
RMS
A1
for 1
Si8441
D
Copyright © 2006 by Silicon Laboratories
I G I TA L
2500 V
Transient Immunity: >25 kV/µs
Tri-state outputs with ENABLE
control
DC correct
No start-up initialization required
<10 µs Startup Time
High temperature operation:
125 °C at 100 Mbps
100 °C at 150 Mbps
Wide body SOIC-16 package
Motor control
Power factor correction systems
VDE certification conformity
EN2
B1
B2
B3
B4
DIN EN 60747-5-2 (VDE0884
Part 2):2003-01
DIN EN60950(VDE0805):
2001-12;EN60950:2000
V
IORM
EN1
A3
A4
A2
A1
RMS
= 560 V
isolation
I
Si8442
S O L A T O R
PEAK
B1
B2
B3
B4
EN2
GND1
GND1
V
EN1
DD1
A1
A2
A4
A3
Wide Body SOIC
Pin Assignments
1
2
3
4
5
6
7
8
S i 8 4 4 0 / 1 / 2
Top View
16
15
14
13
12
11
10
9
GND2
B1
B2
B3
B4
EN2
GND2
V
Si8440/1/2
DD2

Related parts for SI8440

SI8440 Summary of contents

Page 1

... EN2 EN1 EN2 Copyright © 2006 by Silicon Laboratories Pin Assignments Wide Body SOIC DD1 DD2 15 2 GND2 GND1 EN1 EN2 9 8 GND1 GND2 Top View Si8440/1/2 ...

Page 2

... Si8440/1/2 2 Rev. 0.3 ...

Page 3

... Eye Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 4. Layout Recommendations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 4.1. Supply Bypass . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 4.2. Input and Output Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 4.3. Enable Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16 4.4. RF Immunity and Common Mode Transient Immunity . . . . . . . . . . . . . . . . . . . . . . . 17 4.5. RF Radiated Emissions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 5. Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 6. Ordering Guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 7. Package Outline: Wide Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .21 Document Change List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22 Contact Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .24 Rev. 0.3 Si8440/1/2 Page 3 ...

Page 4

... DD1 Si8442-A,-B,-C, V DD2 Si8442-A,-B,-C, V DD1 Si8442-A,-B,-C, V DD2 10 Mbps Supply Current (All inputs = 5 MHz square wave all outputs) Si8440-B,-C, V DD1 Si8440-B,-C, V DD2 Si8441-B,-C, V DD1 Si8441-B,-C, V DD2 Si8442-B,-C, V DD1 Si8442-B,-C, V DD2 100 Mbps Supply Current (All inputs = 50 MHz square wave all outputs) ...

Page 5

... SU signal that is measured between units at the same operating PHL PLH INPUT ( OUTPUT ( en2 Figure 2. Propagation Delay Timing Rev. 0.3 Si8440/1/2 Min Typ Max 0 — 100 Mbps — 5 — — 7.5 — — 1 — — 6 — — 0.5 — ...

Page 6

... DD1 Si8442-A,-B,-C, V DD2 Si8442-A,-B,-C, V DD1 Si8442-A,-B,-C, V DD2 10 Mbps Supply Current (All inputs = 5 MHz square wave all outputs) Si8440-B,-C, V DD1 Si8440-B,-C, V DD2 Si8441-B,-C, V DD1 Si8441-B,-C, V DD2 Si8442-B,-C, V DD1 Si8442-B,-C, V DD2 100 Mbps Supply Current (All inputs = 50 MHz square wave all outputs) ...

Page 7

... PWD t PSK t PSKCD/ en1 t en2 t SU signal that is measured between units at the same operating PHL PLH Rev. 0.3 Si8440/1/2 Min Typ Max Unit 0 — 100 Mbps — 5 — — 7.5 — — 1 — — 8 — — 1 — ...

Page 8

... DD1 Si8442-A,-B,-C, V DD2 Si8442-A,-B,-C, V DD1 Si8442-A,-B,-C, V DD2 10 Mbps Supply Current (All inputs = 5 MHz square wave all outputs) Si8440-B,-C, V DD1 Si8440-B,-C, V DD2 Si8441-B,-C, V DD1 Si8441-B,-C, V DD2 Si8442-B,-C, V DD1 Si8442-B,-C, V DD2 100 Mbps Supply Current (All inputs = 50 MHz square wave all outputs) ...

Page 9

... PWD t PSK t PSKCD/ en1 t en2 t SU signal that is measured between units at the same operating PHL PLH Rev. 0.3 Si8440/1/2 Min Typ Max Unit 0 — 100 Mbps — 5 — — 12 — — 1.5 — — 10 — — 1 — ...

Page 10

... Si8440/1/2 Table 4. Recommended Operating Conditions Parameter Ambient Operating Temperature* Supply Voltage *Note: The maximum ambient temperature is dependent on data frequency, output loading, number of operating channels, and supply voltage. Table 5. Absolute Maximum Ratings Parameter Storage Temperature Ambient Temperature Under Bias Supply Voltage Input Voltage ...

Page 11

... Insulation distance through insulation CTI DIN IEC 112/VDE 0303 Part 1 Material Group (DIN VDE 0110, 1/89, Table 1) Rev. 0.3 Si8440/1/2 2 VDE Certified according to DIN EN 60747-5-2 (VDE 0884 Part 2): 2003 Basic insulation, 560 V peak Complies with DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-01, DIN EN 60950 (VDE 0805): 2001-12 ...

Page 12

... Si8440/1/2 Table 9. DIN EN 60747-5-2 (VDE 0884 Part 2) Insulation Characteristics Description Installation Classification per DIN VDE 0110 For Rated Mains Voltages < 150 V For Rated Mains Voltages < 300 V For Rated Mains Voltages < 400 V Climatic Classification Pollution Degree (DIN VDE 0110, Table 1) Maximum Working Insulation Voltage ...

Page 13

... Typical Performance Characteristics Data Rate (Mbps) Figure 4. Si8440 Typical V DD1 vs. Data Rate 5, 3.3, and 2.5 V Operation Data Rate (Mbps) Figure 5. Si8440 Typical V DD2 vs. Data Rate 5, 3.3, and 2.5 V Operation (15 pF Load ...

Page 14

... Si8440/1 Falling Edge 7 6 Rising Edge 5 -40 - Temperature (Degrees C) Figure 9. Propagation Delay vs. Temperature 5 V Operation Falling Edge -40 - Temperature (Degrees C) Figure 10. Propagation Delay vs. Temperature 3.3 V Operation 15 13 Rising Edge -40 - Temperature (Degrees C) Figure 11 ...

Page 15

... Figure 13 illustrates an eye-diagram taken on an Si8440-IS. The test used an Anritsu (MP1763C) Pulse Pattern Generator for the data source. The output of the generator's clock and data from an Si8440-IS were captured on an oscilloscope. The results illustrate that data integrity was maintained even at the high data rate of 150 Mbps. The results also show that very low pulse width distortion and very little jitter were exhibited ...

Page 16

... The digital isolator chip must straddle this exclusion area. Figure 14. Creepage Distance 16 4.1. Supply Bypass The Si8440 requires a 0.1 µF bypass capacitor between V and GND1 and V DD1 should be placed as close as possible to the package. 4.2. Input and Output Characteristics ...

Page 17

... RF Immunity and Common Mode Transient Immunity The Si8440 family has very high common mode transient immunity while transmitting data. This is typically measured by applying a square pulse with very fast rise/fall times between the isolated grounds. Measurements show no failures kV/µs. During a high surge event the output may glitch low for up to 20–30 ns, but the output corrects immediately after the surge event ...

Page 18

... Si8440/1/2 4.5. RF Radiated Emissions The Si8440 family uses a RF carrier frequency of approximately 2.1 GHz. This will result in a small amount of radiated emissions at this frequency and its harmonics. The radiation is not from the IC chip but due to a small amount of RF energy driving the isolated ground planes which can act as a dipole antenna. ...

Page 19

... Side 1 digital input. Digital Input Side 1 digital input. Digital I/O Side 1 digital input or output. Digital I/O Side 1 digital input or output. Digital Input Side 1 active high enable Si8440. Ground Side 1 ground. Ground Side 2 ground. Digital Input Side 2 active high enable. Digital I/O Side 2 digital input or output. ...

Page 20

... Si8440/1/2 6. Ordering Guide Ordering Part Number of Number Inputs V Side Si8440-A-IS 4 Si8440-B-IS 4 Si8440-C-IS 4 Si8441-A-IS 3 Si8441-B-IS 3 Si8441-C-IS 3 Si8442-A-IS 2 Si8442-B-IS 2 Si8442-C-IS 2 Note: All packages are Pb-free and RoHS compliant. Moisture sensitivity level is MSL2 with peak reflow temperature of °C 260 according to the JEDEC industry standard classifications, and peak solder temperature. ...

Page 21

... Figure 17 illustrates the package details for the Quad-Channel Digital Isolator. Table 14 lists the values for the dimensions shown in the illustration. Table 14. Package Diagram Dimensions Figure 17. 16-Pin Wide Body SOIC Millimeters Symbol Min Max A — 2.65 A1 0.1 0.3 D 10.3 BSC E 10.3 BSC E1 7.5 BSC b 0.31 0.51 c 0.20 0.33 e 1.27 BSC h 0.25 0.75 L 0.4 1.27 θ 0° 7° Rev. 0.3 Si8440/1/2 21 ...

Page 22

... Si8440/1 OCUMENT HANGE IST Revision 0.2 to Revision 0.3 Added enable high and low typical current specifications to Tables 1, 2, and 3. Added startup time specifications (with note 5) to Tables 1, 2, and 3. Rewrote paragraph 1 in section "4.4. RF Immunity and Common Mode Transient Immunity" on page 17 to reflect 30 kV/µs transient immunity capability. ...

Page 23

... N : OTES Rev. 0.3 Si8440/1/2 23 ...

Page 24

... Si8440/1 ONTACT NFORMATION Silicon Laboratories Inc. 4635 Boston Lane Austin, TX 78735 Tel: 1+(512) 416-8500 Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032 Email: MCUinfo@silabs.com Internet: www.silabs.com The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. ...

Related keywords