DS25LV02K Maxim Integrated, DS25LV02K Datasheet - Page 4

no-image

DS25LV02K

Manufacturer Part Number
DS25LV02K
Description
EPROM
Manufacturer
Maxim Integrated
Datasheet
PIN DESCRIPTION
Figure 1. Block Diagram
DETAILED DESCRIPTION
The DS25LV02 provides battery-pack identification and data storage. A 128-byte EPROM memory array and an 8
byte status field accessed by a low-voltage 1-Wire interface. Each DS25LV02 has a unique 64-bit Net Address
(ROM ID) for identification.
The EPROM is divided into four 32-byte pages. An additional 8-byte status field provides lock bit and page
redirection information to the user. EPROM writing occurs one byte at a time by supplying a 12V pulse on the DQ
line in-between each byte written. Each page can be individually locked by clearing the appropriate bit in the Status
field. Data is read sequentially from a starting address through the end of the array. CRC verification provides
integrity of all read and written data.
Functional compatibility has been maintained between the DS2502 and DS25LV02 at the Net Address/ROM
Command and Function Command levels for reading and writing the Memory data and Status data fields.
PIN
1, 3
2
4
5
DQ
VSS
0.5mA
NAME
N.C.
V
V
DQ
SS
DD
HV
No Connection
Supply GND and Reference for Serial Communication. Attach
terminal.
Supply Input. Bypass to
Serial Interface Data I/O Pin. Bidirectional data transmit and receive at 16kbps. Input for
programming voltage pulse during EPROM programming. Internal 0.5mA pulldown ensures
idle mode is entered when no DQ pullup is present.
HV Shaper
HV Detect
Reg.
Vpp
V
4 of 17
SS
with 0.01mF (typ).
DIN
DOUT
Vdd_int
EPROM Array
1-Wire I/F
Control
FUNCTION
and
V
SS
to battery-pack negative
VDD

Related parts for DS25LV02K