CY7C1360C-200AXC Cypress Semiconductor Corp, CY7C1360C-200AXC Datasheet - Page 25

• Manufacturer Part Number: CY7C1360C-200AXC
• Description: IC SRAM 9MBIT 200MHZ 100LQFP
• Manufacturer: Cypress Semiconductor Corp
• Type: Synchronousr

Specifications of CY7C1360C-200AXC

• Memory Size: 9M (256K x 36)
• Package / Case: 100-LQFP
• Format - Memory: RAM
• Memory Type: SRAM - Synchronous
• Speed: 200MHz
• Interface: Parallel
• Voltage - Supply: 3.135 V ~ 3.6 V
• Operating Temperature: 0°C ~ 70°C
• Access Time: 3 ns
• Maximum Clock Frequency: 200 MHz
• Supply Voltage (max): 3.6 V
• Supply Voltage (min): 3.135 V
• Maximum Operating Current: 220 mA
• Maximum Operating Temperature: + 70 C
• Minimum Operating Temperature: 0 C
• Mounting Style: SMD/SMT
• Number Of Ports: 4
• Operating Supply Voltage: 3.3 V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: 428-2126; CY7C1360C-200AXC

Switching Waveforms
Notes
Document Number: 38-05540 Rev. *K
Data Out (Q)
28. On this diagram, when CE is LOW: CE
29. Full width write can be initiated by either GW LOW; or by GW HIGH, BWE LOW and BW
Data In (D)
ADDRESS
ADSC
ADSP
BWE,
ADV
BW
CLK
GW
OE
CE
X
BURST READ
High-Z
t ADS
t CES
t AS
A1
t ADH
t CEH
t AH
t CH
t
OEHZ
Byte write signals are
ignored for first cycle when
ADSP initiates burst
t CYC
t ADS
t CL
t DS
Single WRITE
D(A1)
(continued)
t ADH
t DH
1
is LOW, CE
A2
2
Figure 7. Write Cycle Timing
is HIGH and CE
D(A2)
DON’T CARE
D(A2 + 1)
t WES
3
is LOW. When CE is HIGH: CE
BURST WRITE
t WEH
UNDEFINED
D(A2 + 1)
X
ADV suspends burst
LOW.
[28, 29]
D(A2 + 2)
ADSC extends burst
1
is HIGH or CE
D(A2 + 3)
CY7C1360C, CY7C1362C
t ADS
2
is LOW or CE
A3
D(A3)
t ADH
t
ADVS
t WES
Extended BURST WRITE
D(A3 + 1)
3
t
t WEH
ADVH
is HIGH.
D(A3 + 2)
Page 25 of 34
[+] Feedback