CY7C1021BV33-12ZC Cypress Semiconductor Corp, CY7C1021BV33-12ZC Datasheet
![IC SRAM 1MBIT 12NS 44TSOP](/photos/7/23/72387/428-44-tsop_sml.jpg)
CY7C1021BV33-12ZC
Specifications of CY7C1021BV33-12ZC
Available stocks
Related parts for CY7C1021BV33-12ZC
CY7C1021BV33-12ZC Summary of contents
Page 1
... I/O I/O 7C1021BV-8 8 Commercial 170 Industrial 190 Commercial 5 L 0.500 • 3901 North First Street • CY7C1021BV33 64K x 16 Static RAM through I Byte High Enable (BHE) is LOW, then data 15 through I written into the location 9 16 through I Byte High Enable (BHE) is LOW, ...
Page 2
... I/O I Current into Outputs (LOW) ........................................ 20 mA Static Discharge Voltage............................................ >2001V (per MIL-STD-883, Method 3015) Latch-Up Current..................................................... >200 mA Operating Range [2] Range .... –0.5V to +4.6V Commercial +0.5V CC Industrial +0.5V CC CY7C1021BV33 Ambient Temperature V CC 0°C to +70°C 3.3V –40°C to +85°C 3.3V Page 10% 10% ...
Page 3
... CC < 0.3V, Test Conditions T = 25° MHz A R 317 3.3V 3.0V R2 GND 5 pF 351 INCLUDING JIG AND Rise Time: 1 V/ns SCOPE (b) 167 1.73V 30 pF CY7C1021BV33 7C1021BV-12 7C1021BV-15 Max. Min. Max. Min. 2.4 2.4 2.4 0.4 0 0.3V 0.3V ...
Page 4
... Min. Max. Min Over the Operating Range (L version only) Conditions Com’ 2.0V > V – 0.3V > V – 0. less than less than t HZCE LZCE HZOE CY7C1021BV33 7C1021BV-12 7C1021BV-15 Max. Min. Max. Min [8] Min. Max. 2.0 100 < 0. and t is less than t for any given device ...
Page 5
... WE is HIGH for read cycle. 13. Address valid prior to or coincident with CE transition LOW. Document #: 38-05148 Rev. *A DATA RETENTION MODE 3.0V > CDR OHA [12, 13 ACE t DOE t LZOE t DBE t LZBE 50 CY7C1021BV33 3. DATA VALID t HZOE t HZCE t HZBE IMPEDANCE DATA VALID t PD 50% HIGH I ICC CC I ISB SB Page ...
Page 6
... Write Cycle No. 2 (BLE or BHE Controlled) ADDRESS t SA BHE, BLE WE CE DATA I/O Notes: 14. Data I/O is high impedance BHE and/or BLE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state. Document #: 38-05148 Rev. *A [14, 15 SCE PWE PWE t SCE . IH CY7C1021BV33 Page ...
Page 7
... High Z Read - Lower bits only Data Out Read - Upper bits only Data In Write - All bits High Z Write - Lower bits only Data In Write - Upper bits only High Z Selected, Outputs Disabled High Z Selected, Outputs Disabled CY7C1021BV33 LZWE Mode Power Standby (I Active (I CC Active (I ...
Page 8
... Ordering Information Speed (ns) Ordering Code 8 CY7C1021BV33-8BAC CY7C1021BV33-8VC CY7C1021BV33L-8VC CY7C1021BV33-8ZC CY7C1021BV33L-8ZC 10 CY7C1021BV33-10BAC CY7C1021BV33-10VC CY7C1021BV33L-10VC CY7C1021BV33-10ZC CY7C1021BV33L-10ZC 12 CY7C1021BV33-12BAC CY7C1021BV33-12VC CY7C1021BV33L-12VC CY7C1021BV33-12ZC CY7C1021BV33L-12ZC CY7C1021BV33-12BAI CY7C1021BV33-12VI 15 CY7C1021BV33-15BAC CY7C1021BV33L-15BAC CY7C1021BV33-15VC CY7C1021BV33L-15VC CY7C1021BV33-15ZC CY7C1021BV33L-15VC CY7C1021BV33-15BAI CY7C1021BV33L-15BAI CY7C1021BV33-15VI CY7C1021BV33L-15ZI Shaded areas contain advance information. Document #: 38-05148 Rev. *A Package Name ...
Page 9
... Package Diagrams 48-Ball (7. 7. 1.2 mm) FBGA BA48A Document #: 38-05148 Rev. *A CY7C1021BV33 51-85096-*E Page ...
Page 10
... The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. 44-Lead (400-Mil) Molded SOJ V34 44-Pin TSOP II Z44 CY7C1021BV33 51-85082-*B 51-85087-A Page ...
Page 11
... Document History Page Document Title: CY7C1021BV33 64K x 16 Static RAM Document Number: 38-05148 Issue REV. ECN NO. Date ** 109892 09/22/01 *A 116474 09/16/02 Document #: 38-05148 Rev. *A Orig. of Change Description of Change SZV Change from Spec number: 38-00954 to 38-05148 CEA Add applications foot note to data sheet, page 1. ...