ADM1028ARQ ON Semiconductor, ADM1028ARQ Datasheet - Page 11

no-image

ADM1028ARQ

Manufacturer Part Number
ADM1028ARQ
Description
IC SENSOR TEMP/FAN CTRL 16QSOP
Manufacturer
ON Semiconductor
Datasheet

Specifications of ADM1028ARQ

Rohs Status
RoHS non-compliant
Function
Fan Control, Temp Monitor
Topology
ADC, Register Bank
Sensor Type
External & Internal
Sensing Temperature
0°C ~ 100°C, External Sensor
Output Type
SMBus™
Output Alarm
No
Output Fan
Yes
Voltage - Supply
3 V ~ 5.5 V
Operating Temperature
0°C ~ 100°C
Mounting Type
Surface Mount
Package / Case
16-QSOP

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADM1028ARQ
Manufacturer:
AD
Quantity:
516
Part Number:
ADM1028ARQ
Manufacturer:
AD
Quantity:
20 000
Part Number:
ADM1028ARQZ
Manufacturer:
AD
Quantity:
16 787
Part Number:
ADM1028ARQZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
INTERRUPT MASKING
Any of the bits in the Interrupt Status Register can be masked out
by setting the corresponding mask bit in the Interrupt Mask Regis-
ter. That interrupt source will then no longer generate an interrupt.
However, the bits in the status register will be set as normal.
INTERRUPT CLEARING
The Interrupt Status Register reflects out-of-limit conditions.
The Status bits may be individually cleared by writing a “1” to
the appropriate status bits. Writing a “1” to Bits 1 and 2 causes
software interrupts to be generated. Bit 4 (GPI) of the Interrupt
Status Register reflects the current status of the GPI pin, and so
cannot be cleared by writing to this bit.
The INT output is cleared with the INT_Enable bit, which is
Bit 1 of the Configuration Register, without affecting the contents
of the Interrupt (INT) Status Registers.
THERM OUTPUTS
The THERMA, THERMB signals are functionally identical.
These system over-temperature outputs will assert together when
an over-temperature is detected. THERMA (Pin 11) is an open
drain digital output which has an integrated pull-up resistor to
V
drive external circuitry operating at a different supply voltage level.
THERM OPERATING MODE
THERM only responds to the “hardware” temperature limits at
addresses 14h and 18h, not to the software programmed limits.
The function of these registers was described earlier with regard
to fault tolerant fan speed control.
THERM will go low if the hardware temperature limit is exceeded
for three consecutive measurements. It will remain low until the
temperature falls five degrees below the limit for three consecu-
tive measurements. While THERM is low, the analog output will
go to FFh to boost a controlled fan to full speed and FAN_OFF
will be negated.
REV. B
CC3AUX
REGISTERS
AND LIMIT
VALUE
. THERMB is an open drain digital output, intended to
FROM
VALUE
LIMIT
LIMIT
HIGH
LOW
COMPARA-
TORS
HIGH
LIMIT
LOW
AND
1 = OUT
LIMIT
OF
DEMULTI-
PLEXER
DATA
Figure 9. Interrupt Register Structure
EIGHT MASK BITS
DIODE FAULT
EXT. THERM
FROM BUS
INT. THERM
EXT. TEMP
MASKING
INT. TEMP
REGISTER)
ORDER AS
(SAME BIT
FLAG1
FLAG2
DATA
STATUS
GPI
–11–
0
1
2
3
4
5
6
7
INTERRUPT
INTERRUPT
REGISTER
REGISTER
STATUS
MASK
When the Fault Tolerant Fan Control state is exited, the analog
FAN_SPD output returns to its previously programmed value,
which may have been changed during the time that the FAN_SPD
output was forced to FFh.
INTERRUPT STRUCTURE
The Interrupt Structure of the ADM1028 is shown in more
detail in Figure 9. As each measurement value is obtained and
stored in the appropriate value register, the value and the limits
from the corresponding limit registers are fed to the high and
low limit comparators. The result of each comparison (1 = out
of limit, 0 = in limit) is routed to the corresponding bit input of
the Interrupt Status Register via a data demultiplexer, and used
to set that bit high or low as appropriate.
The Interrupt Mask Register has bits corresponding to each of
the Interrupt Status Register Bits. Setting an Interrupt Mask Bit
high forces the corresponding Status Bit output low, while set-
ting an Interrupt Mask Bit low allows the corresponding Status
Bit to be asserted. After masking, the status bits are all OR’d
together to produce the INT output, which will pull low if any
unmasked status bit goes high, i.e. when any measured value
goes out of limit.
The INT output is enabled when Bit 1 of the Configuration
Register (INT_Enable) is high.
HARDWARE
TRIP POINT
ANALOG
OUTPUT
THERM
Figure 8. Operation of THERM Outputs
STATUS
TEMP
PROGRAMMED
MASK GATING
MASK
BIT
BIT
VALUE
8
FFh
INT_ENABLE
CONFIGURATION
REGISTER
ADM1028
5
PREVIOUS FAN
SPEED VALUE
INT

Related parts for ADM1028ARQ