ISL8014IRZ Intersil, ISL8014IRZ Datasheet - Page 12

• Manufacturer Part Number: ISL8014IRZ
• Description: IC REG SYNC BUCK 4A 1MHZ 16-QFN
• Manufacturer: Intersil
• Type: Step-Down (Buck)r

Specifications of ISL8014IRZ

• Internal Switch(s): Yes
• Synchronous Rectifier: Yes
• Number Of Outputs: 1
• Voltage - Output: 0.8 ~ 5.5 V
• Current - Output: 4A
• Frequency - Switching: 1MHz
• Voltage - Input: 2.7 ~ 5.5 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 16-VQFN Exposed Pad, 16-HVQFN, 16-SQFN, 16-DHVQFN
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Power - Output: -

will be discussed separately. The error amplifier is a
transconductance amplifier that converts the voltage
error signal to a current output. The voltage loop is
internally compensated with the 27pF and 390kΩ RC
network. The maximum EAMP voltage output is precisely
clamped to 1.6V.
SKIP Mode
Pulling the SYNCH pin LO (<0.4V) forces the converter
into PFM mode. The ISL8014 enters a pulse-skipping
mode at light load to minimize the switching loss by
reducing the switching frequency. Figure 37 illustrates
the skip-mode operation. A zero-cross sensing circuit
shown in Figure 2 monitors the N-MOSFET current for
zero crossing. When 8 consecutive cycles of the inductor
current crossing zero are detected, the regulator enters
the skip mode. During the eight detecting cycles, the
current in the inductor is allowed to become negative.
The counter is reset to zero when the current in any cycle
does not cross zero.
Once the skip mode is entered, the pulse modulation
starts being controlled by the SKIP comparator shown in
Figure 2. Each pulse cycle is still synchronized by the
PWM clock. The P-MOSFET is turned on at the clock's
rising edge and turned off when the output is higher than
1.5% of the nominal regulation or when its current
reaches the peak Skip current limit value. Then the
inductor current is discharging to 0A and stays at zero.
The internal clock is disabled.The output voltage reduces
gradually due to the load current discharging the output
CYCLE
V
V
DUTY
V
EAMP
CSA
OUT
FIGURE 36. PWM OPERATION WAVEFORMS
I
L
CLOCK
V
OUT
I
0
L
8 CYCLES
NOMINAL +1.5%
12
PWM
FIGURE 37. SKIP MODE OPERATION WAVEFORMS
ISL8014
NOMINAL
PFM CURRENT LIMIT
capacitor. When the output voltage drops to the nominal
voltage, the P-MOSFET will be turned on again at the
rising edge of the internal clock as it repeats the previous
operations.
The regulator resumes normal PWM mode operation
when the output voltage drops 1.5% below the nominal
voltage.
Synchronization Control
The frequency of operation can be synchronized up to
4MHz by an external signal applied to the SYNCH pin.
The falling edge on the SYNCH triggers the rising edge of
the LX pulse. Make sure that the minimum on time of the
LX node is greater than 140ns.
Overcurrent Protection
The overcurrent protection is realized by monitoring the
CSA output with the OCP comparator, as shown in
Figure 2. The current sensing circuit has a gain of
200mV/A, from the P-MOSFET current to the CSA output.
When the CSA output reaches 1.4V, which is equivalent
to 5.7A for the switch current, the OCP comparator is
tripped to turn off the P-MOSFET immediately. The
overcurrent function protects the switching converter
from a shorted output by monitoring the current flowing
through the upper MOSFET.
Upon detection of overcurrent condition, the upper
MOSFET will be immediately turned off and will not be
turned on again until the next switching cycle. Upon
detection of the initial overcurrent condition, the
overcurrent fault counter is set to 1. If, on the
subsequent cycle, another overcurrent condition is
detected, the OC fault counter will be incremented. If
there are 17 sequential OC fault detections, the regulator
will be shut down under an overcurrent fault condition.
An overcurrent fault condition will result in the regulator
attempting to restart in a hiccup mode within the delay of
four soft-start periods. At the end of the fourth soft-start
wait period, the fault counters are reset and soft-start is
attempted again. If the overcurrent condition goes away
during the delay of four soft-start periods, the output will
resume back into regulation point after hiccup mode
expires.
PFM
LOAD CURRENTT
November 23, 2009
FN6576.4