KSZ8993M Micrel Inc, KSZ8993M Datasheet
KSZ8993M
Specifications of KSZ8993M
Available stocks
Related parts for KSZ8993M
KSZ8993M Summary of contents
Page 1
... Both PHY units support 10BASE-T and 100BASE- TX. In addition, one of the PHY unit supports 100BASE-FX. The KSZ8993ML is the single supply version with all the identical rich features of the KSZ8993M. 408 ) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com 1 KSZ8993M/ML Switch with PHYs Rev 1 ...
Page 2
... IEEE 802.1d spanning tree protocol support – Upstream special tagging mode to inform the processor which ingress port receives the packet – IGMP v1/v2 snooping support for multicast packet filtering – Double-tagging support 2 KSZ8993M/ML 1KLook-Up Engine Queue Manageme nt Buffer Manageme nt Frame ...
Page 3
... Single PHY alternative with future expansion option for two ports • Industrial Solutions – Applications requiring port redundancy and port monitoring – Sensor devices in redundant ring topology Note: 1. The cost and time of PCB re-spin. October 2008 3 KSZ8993M/ML M9999-020606 ...
Page 4
... Micrel, Inc. Ordering Information Part Number Pb-Free Standard KSZ8993M KS8993M KSZ8993ML KS8993ML KSZ8993MI KS8993MI KSZ8993MLI KS8993MLI October 2008 Temperature Range 128-Pin PQFP, Lead-free 128-Pin PQFP, Lead-free o o – +85 C 128-Pin PQFP, Lead-free o o – +85 C 128-Pin PQFP, Lead-free 4 KSZ8993M/ML Package M9999-020606 ...
Page 5
... Transferred to new format. Removed references to 2.5V operation Added reset circuit recommendation Updated to add Pb-Free spwcifications Add the P/N KSZ8993I into the Ordering information table Add the P/N KSZ8993MLI into the Ordering information table Modify the current consumption table from board to device. 5 KSZ8993M/ML DDAP ...
Page 6
... Address Insertion” in the Static MAC Table...................................................................................................36 Port Mirroring Support........................................................................................................................................................36 IEEE 802.1Q VLAN Support ................................................................................................................................................36 QoS Priority Support...........................................................................................................................................................37 Rate Limiting Support .........................................................................................................................................................39 Configuration Interface ....................................................................................................................................................... Master Serial Bus Configuration .............................................................................................................................. Slave Serial Bus Configuration ................................................................................................................................40 SPI Slave Serial Bus Configuration ...............................................................................................................................40 Loopback Support...............................................................................................................................................................44 MII Management (MIIM) Registers .......................................................................................................45 October 2008 6 KSZ8993M/ML M9999-020606 ...
Page 7
... Register 56 (0x38): Port 3 Control 8...............................................................................................................................58 Register 25 (0x19): Port 1 Control 9...............................................................................................................................59 Register 41 (0x29): Port 2 Control 9...............................................................................................................................59 Register 57 (0x39): Port 3 Control 9...............................................................................................................................59 Register 26 (0x1A): Port 1 Control 10 ............................................................................................................................59 Register 42 (0x2A): Port 2 Control 10 ............................................................................................................................59 Register 58 (0x3A): Port 3 Control 10 ............................................................................................................................59 Register 27 (0x1B): Port 1 Control 11 ............................................................................................................................59 October 2008 7 KSZ8993M/ML M9999-020606 ...
Page 8
... SPI Timing….…………………………………………………………………………………………………………………………...78 Input Timing ...................................................................................................................................................................81 Output Timing.................................................................................................................................................................82 Reset Timing........................................................................................................................................................................83 Selection of Isolation Transformers....................................................................................................85 Selection of Reference Crystal ............................................................................................................85 October 2008 8 KSZ8993M/ML M9999-020606 ...
Page 9
... Figure 4. Destination Address Lookup Flow Chart, Stage 1 ..............................................................................................................27 Figure 5. Destination Address Resolution Flow Chart, Stage 2 ........................................................................................................28 Figure 6. 802.1p Priority Field Format ..................................................................................................................................................37 Figure 7. KSZ8993M EEPROM Configuration Timing Diagram..........................................................................................................38 Figure 8. SPI Write Data Cycle...............................................................................................................................................................42 Figure 9. SPI Read Data Cycle ...............................................................................................................................................................42 Figure 10. SPI Multiple Write..................................................................................................................................................................42 Figure 11 ...
Page 10
... P2LED3 P2LED2 P2LED1 P2LED0 Notes: LEDSEL0 is external strap-in pin 70. LEDSEL1 is external strap-in pin 23. P2LED3 is pin 20. During reset, P2LED[2:0] are inputs for internal testing. Gnd Digital ground 10 KSZ8993M/ML [LEDSEL1, LEDSEL0] [0, 0] [0, 1] — — Link/Act 100Link/Act Full duplex/Col 10Link/Act Speed Full duplex ...
Page 11
... Opd Port 2 LED indicator Note: Internal pull-down is weak; it will not turn ON the LED. See description in pin 4. Gnd Digital ground For KSZ8993M, this is an input power pin for the 1.8V DDC digital core For KSZ8993ML, this is a 1.8V output power pin to OUT_1V8 supply the KSZ8993ML’ ...
Page 12
... Ipu Chip power-down input (active low) Gnd Analog ground P 1.8V analog V DD Gnd Analog ground I Factory test pin - float for normal operation I Factory test pin - float for normal operation Gnd Analog ground P 1.8V analog Fiber signal detect/factory test pin 12 KSZ8993M/ML M9999-020606 ...
Page 13
... connect. Note: Clock is +/- 50ppm for both crystal and oscillator. Ipu Hardware reset pin (active low) Ipd Half-duplex backpressure 1 = enable 0 = disable Ipd Special Mac-mode In this mode, the switch will do faster back-offs than normal enable 0 = disable 13 KSZ8993M/ML M9999-020606 ...
Page 14
... Strap option: Switch MII (default) = 100Mbps mode PU = 10Mbps mode Ipd/O Switch MII receive bit 0 Strap option: switch will accept packet size (default) = 1536 bytes (inclusive 1522 bytes (tagged), 1518 bytes (untagged) Ipd/O Switch MII collision detect Ipd/O Switch MII carrier sense 14 KSZ8993M/ML M9999-020606 ...
Page 15
... C master/slave mode: serial data input/output See description in pins 100 and 101. Ipu SPI slave mode: chip select (active low) When SPIS_N is high, the KSZ8993M is deselected and SPIQ is held in high impedance state. A high-to-low transition is used to initiate SPI data transfer. See description in pins 100 and 101. ...
Page 16
... SCL SDA SPIS_N [PS1, PS0] = [1, 1] – SMI-mode In this mode, the KSZ8993M provides access to all its internal 8 bit registers through its MDC and MDIO pins. Note: When (PS1, PS0) ≠ (1,1), the KSZ8993M provides access to its 16 bit MIIM registers through its MDC and MDIO pins. ...
Page 17
... Select transmit queue split on port split split The split sets up high and low priority queues. Packet priority classification is done on ingress ports, via port-based, 802.1p or TOS based scheme. The priority enabled queuing on port 3 is set by P3_TXQ2. Ipd = Input w/ internal pull-down. 17 KSZ8993M/ML M9999-020606 ...
Page 18
... Ipd Enable tag insertion on port 2 egress 1 = enable 0 = disable All packets transmitted from port 2 will have 802.1Q tag. Packets received with tag will be sent out intact. Packets received without tag will be tagged with ingress port’s default tag. 18 KSZ8993M/ML M9999-020606 ...
Page 19
... Packets received with tag will be modified by removing 802.1Q tag. Packets received without tag will be sent out intact. Ipd Scan Test Enable For normal operation, pull-down this pin to ground. Ipd Scan Test Scan Mux Enable For normal operation, pull-down this pin to ground. 19 KSZ8993M/ML M9999-020606 ...
Page 20
... P3_TXQ2 P2_TXQ2 P1_TXQ2 P3_PP P2_PP P1_PP P3_TAGINS P2_TAGINS P1_TAGINS DGND VDDC P3_TAGRM P2_TAGRM P1_TAGRM TESTEN SCANEN October 2008 128-Pin PQFP (Top View) 20 KSZ8993M/ML AGND VDDAP AGND ISET TEST2 TEST1 AGND VDDA TXP2 TXM2 AGND RXP2 RXM2 VDDARX VDDATX TXM1 TXP1 AGND ...
Page 21
... The KSZ8993M contains two 10/100 physical layer transceivers and three MAC units with an integrated Layer 2 managed switch. The KSZ8993M has the flexibility to reside in either a managed or unmanaged design managed design, the host processor has complete control of the KSZ8993M via the SMI interface, MIIM interface, SPI bus unmanaged design is achieved through I/O strapping and/or EEPROM programming at system reset time ...
Page 22
... An FEF occurs when the signal detection is logically false on the receive side of the fiber transceiver. The KSZ8993M detects a FEF when its FXSD1 input is between 1.0V and 1.8V. When an FEF occurs, the transmission side signals the other end of the link by sending 84 1’s followed by a zero in the idle period between frames ...
Page 23
... Power Management The KSZ8993M features a per-port power down mode. To save power, the user can power down ports that are not in use by setting the port control registers, or MII control registers. In addition, there is a full chip power down mode ...
Page 24
... NIC card (MDI) and a switch, or hub (MDI-X). 10/100 Ethernet Media Dependent Interface Transmit Pair Receive Pair Modular Connector (RJ-45) NIC October 2008 Media Dependent Interface 1 2 Straight 3 Cable Figure 1. Typical Straight Cable Connection 24 KSZ8993M/ML 10/100 Ethernet 1 Receive Pair Transmit Pair Modular Connector (RJ-45) HUB (Repeater or Switch) M9999-020606 ...
Page 25
... If auto negotiation is not supported or the link partner to the KSZ8993M is forced to bypass auto negotiation, then the mode is set by observing the signal at the receiver. This is known as parallel mode because while the transmitter is sending auto negotiation advertisements, the receiver is listening for advertisements or a fixed signal protocol ...
Page 26
... Ye s Bypass Auto Negotiation and Set Link Mode October 2008 N Parallel Operation o Attempt Auto Listen for 100BASE-TX Negotiation Idles Join Flow Link Mode Set ? Yes Link Mode Set Figure 3. Auto Negotiation and Parallel Operation 26 KSZ8993M/ML Listen for 10BASE-T Link Pulses No M9999-020606 ...
Page 27
... Global Register 3 (0x03). Forwarding The KSZ8993M will forward packets using the algorithm that is depicted in the following flowcharts. Figure 4 shows stage one of the forwarding algorithm where the search engine looks up the VLAN ID, static table, and dynamic table for the destination address, and comes up with “port to forward 1” (PTF1). PTF1 is then further modified by spanning tree, IGMP snooping, port mirroring, and port VLA processes to come up with “ ...
Page 28
... Search VLAN table NO VLAN ID - Ingress VLAN filtering Valid? - Discard NPVID check YES FOUND Search Static This search is based on Table DA or DA+FID NOT FOUND FOUND This search is based on Dynamic Table DA+FID Search NOT FOUND Search complete. Get PTF1 from VLAN Table PTF1 28 KSZ8993M/ML M9999-020606 ...
Page 29
... Error packets. These include framing errors, FCS errors, alignment errors, and illegal size packet errors. 2. 802.3x pause frames. The KSZ8993M will intercept these packets and perform the appropriate actions. 3. "Local" packets. Based on destination address (DA) lookup. If the destination port from the lookup table matches the port where the packet was from, the packet is defined as " ...
Page 30
... If a transmit packet experiences collisions after 512 bit times of the transmission, the packet will be dropped. Illegal Frames The KSZ8993M discards frames less than 64 bytes and can be programmed to accept frames up to 1536 bytes in Global Register 4 (0x04). For special applications, the KSZ8993M can also be programmed to accept frames up to 1916 bytes in the same global register ...
Page 31
... The MII is specified by the IEEE 802.3 standards committee and provides a common interface between physical layer and MAC layer devices. The MII Interface provided by the KSZ8993M is connected to the device’s third MAC. The interface contains two distinct groups of signals: one for transmission and the other for reception. The following table describes the signals used in the MII interface ...
Page 32
... MTXER would indicate a transmit error from the MAC device. These signals are not appropriate for this configuration. For PHY mode operation, if the device interfacing with the KSZ8993M has an MRXER pin, it should be tied low. For MAC mode operation, if the device interfacing with the KSZ8993M has an MTXER pin, it should be tied low. ...
Page 33
... Table 6. Serial Management Interface (SMI) Frame Format For the KSZ8993M, SMI register access is selected when bit 2 of the PHY address is set to ‘1’. PHY address bits [1:0] are not defined for SMI register access, and hence can be set to either 0’s or 1’s in read/write operation. ...
Page 34
... Port setting: “transmit enable = 0, receive enable = 0, learning disable = 0” October 2008 Only packets to the processor are forwarded. Learning is disabled. Only packets to and from the processor are forwarded. Learning is disabled. Only packets to and from the processor are forwarded. Learning is enabled. 34 KSZ8993M/ML M9999-020606 ...
Page 35
... TPID (tag protocol identifier, 0x8100) + TCI. The STPID is only seen and used by the port 3 interface, which should be connected to a processor. The KSZ8993M uses a non-zero “port mask” to bypass the lookup result and override any port setting, regardless of port states (disable, blocking, listening, learning). ...
Page 36
... A packet received on port 1 is destined to port 2 after the internal lookup. The KSZ8993M will forward the packet to both port 2 and port 3. The KSZ8993M can optionally forward even “bad” received packets to the “sniffer port”. ...
Page 37
... Yes Advanced VLAN features, such as “Ingress VLAN filtering” and “Discard Non PVID packets” are also supported by the KSZ8993M. These features can be set on a per port basis, and are defined in register 18, bit 6 and bit 5, respectively for port 1. QoS Priority Support This feature provides Quality of Service (QoS) for applications, such as VoIP and video conferencing ...
Page 38
... The CRC is recalculated for both tag insertion and tag removal. 802.1p Priority Field Re-mapping is a QoS feature that allows the KSZ8993M to set the “User Priority Ceiling” at any ingress port. If the ingress packet’s priority field has a higher priority value than the default tag’s priority field of the ingress port, the packet’ ...
Page 39
... Rate limiting is supported in both priority and non-priority environment. The rate limit starts from 0 kbps and goes up to the line rate in steps of 32 kbps. The KSZ8993M uses “one second” as the rate limiting interval. At the beginning of each interval, the counter is cleared to zero, and the rate limit mechanism starts to count the number of bytes during the interval. On the “ ...
Page 40
... C slave mode by setting the KSZ8993M strap-in pins PS[1:0] (pins 100 and 101, respectively) to “01”. 2. Power up the board and assert reset to the KSZ8993M. After reset, the “Start Switch” bit (register 1 bit 0) will be set to ‘0’. 3. Configure the desired register settings in the KSZ8993M, using the I 4. Read back and verify the register settings in the KSZ8993M, using the I 5. Write a ‘ ...
Page 41
... The KSZ8993M internal address counter will increment automatically to the next byte (next register) after the write. The next byte that is sent from the master device to the KSZ8993M SDA input pin will be written to the next register address. SPI multiple write will continue until the SPI master device terminates it by de-asserting the SPIS_N signal to the KSZ8993M ...
Page 42
... SPIC SPID SPIQ WRITE COMMAND SPIS_N SPIC SPID SPIQ Byte 2 October 2008 WRITE ADDRESS Figure 8. SPI Write Data Cycle READ ADDRESS Figure 9. SPI Read Data Cycle WRITE ADDRESS Byte 3 ... Figure 10. SPI Multiple Write 42 KSZ8993M/ WRITE DATA READ DATA Byte Byte N M9999-020606 ...
Page 43
... Micrel, Inc. SPIS_N SPIC SPID SPIQ READ COMMAND SPIS_N SPIC SPID SPIQ Byte 2 October 2008 READ ADDRESS Byte 3 Figure 11. SPI Multiple Read 43 KSZ8993M/ Byte Byte N M9999-020606 ...
Page 44
... Micrel, Inc. Loopback Support The KSZ8993M provides loopback support for remote diagnostic of failure. In loopback mode, the speed at both PHY ports needs to be set to 100BASE-TX, and the “Priority Buffer reserve” bit needs to be set to 48 pre- allocated buffers per output queue. The latter is required to prevent loopback packet drops and is achieved by setting register 4 bit 0 to ‘ ...
Page 45
... Normal operation NOT SUPPORTED =1, Restart auto-negotiation =0, Normal operation =1, Full duplex =0, Half duplex NOT SUPPORTED =1, Force MDI (transmit on RXP / RXM pins) =0, Normal operation (transmit on TXP / TXM pins) 45 KSZ8993M/ and SMI Default Reference 0 0 Reg. 29, bit 0 Reg. 45, bit 0 0 Reg. 28, bit 6 Reg. 44, bit 6 ...
Page 46
... No far end fault detected =1, Auto-negotiation capable =0, Not auto-negotiation capable =1, Link is up =0, Link is down NOT SUPPORTED =0, Not extended register capable Description High order PHYID bits Description Low order PHYID bits 46 KSZ8993M/ML Default Reference 0 Reg. 29, bit 2 Reg. 45, bit 2 0 Reg. 29, bit 4 0 Reg. 29, bit 6 Reg. 45, bit 6 0 Reg ...
Page 47
... Do not advertise 10 half duplex ability 802.3 Description NOT SUPPORTED NOT SUPPORTED NOT SUPPORTED Link partner pause capability Link partner 100 full capability Link partner 100 half capability Link partner 10 full capability Link partner 10 half capability 47 KSZ8993M/ML Default Reference Reg. 28, bit 4 Reg. 44, bit Reg ...
Page 48
... Description TOS Priority Control Registers Switch Engine’s MAC Address Registers Indirect Access Control Registers Indirect Data Registers Digital Testing Status Registers Digital Testing Control Registers Analog Testing Control Registers Analog Testing Status Register Description Chip family 48 KSZ8993M/ML Default 0x93 M9999-020606 ...
Page 49
... After an age cycle is complete, the age logic will return to normal aging (about 200 sec). Note: If any port is unplugged, all addresses will be automatically aged out. 49 KSZ8993M/ML Default 0x0 - - Default 0x0 0x4 ...
Page 50
... Note: Port mirroring is not supported if this bit is set to “0” “Broadcast Storm Protection” does not include multicast packets. Only DA = FFFFFFFFFFFF packets will be regulated “Broadcast Storm Protection” includes DA = FFFFFFFFFFFF and DA[40 packets carrier sense based backpressure is selected = 0, collision based backpressure is selected 50 KSZ8993M/ML Default SMAC (pin 69) value during reset ...
Page 51
... IGMP snoop is enabled. All the IGMP packets will be forwarded to the Switch MII port. =0, IGMP snoop is disabled always deliver high priority packets first 01 = deliver high/low packets at ratio 10 deliver high/low packets at ratio 5 deliver high/low packets at ratio 2/1 51 KSZ8993M/ML Default 1 SMAC (pin 69) value during reset. 0 SMRXD0 ...
Page 52
... MII interface full-duplex mode enable full-duplex flow control on Switch MII interface disable full-duplex flow control on Switch MII interface the switch interface is in 10Mbps mode = 0, the switch interface is in 100Mbps mode 52 KSZ8993M/ML Default 0 Default 0 Pin SMRXD2 strap option. Pull-down(0): Full-duplex ...
Page 53
... The period is 67ms for 100BT or 500ms for 10BT. The default is 1%. Description Reserved Description Reserved Description Reserved 53 KSZ8993M/ML Default 0 000 Default 0x63 Default 0x4E Default 0x24 Default ...
Page 54
... LEDSEL0] [1, 0] PxLED3 ACT PxLED2 LINK PxLED1 FULL_DPX/COL PxLED0 SPEED LEDSEL0 is external strap-in pin #70. LEDSEL1 is external strap-in pin #23. 54 Default 0 LEDSEL0 pin value during reset. [0, 1] ------ 100LINK/ACT 10LINK/ACT FULL_DPX [1, 1] ------ ------ ------ ------ 0 Default 0x00 Default 0x00 Default 0x00 Default 0x00 KSZ8993M/ML M9999-020606 ...
Page 55
... The switch will not add tags to packets already tagged. The tag inserted is the ingress port’s “port VID” disable tag insertion 55 KSZ8993M/ML Default 0 0 Pin value during reset: P1_1PEN (port ...
Page 56
... Define the port’s “ egress port VLAN membership. Bit 2 stands for port 3, bit 1 for port 2 bit 0 for port 1. The Port can only communicate within the membership. A ‘1’ includes a port in the membership, a ‘0’ excludes a port from membership. 56 KSZ8993M/ML Default Pin value during reset: P1_TAGRM (port 1) P2_TAGRM ...
Page 57
... Description Port’s default tag, containing 7-5 : User priority bits 4 : CFI bit 3-0 : VID[11:8] 57 KSZ8993M/ML Default Pin value during reset: For port 1, P1FFC pin For port 2, ...
Page 58
... Description This register along with port control 10, bits [3:0] form a 12-bits field to determine how many “32Kbps” high priority blocks can be received in a unit of 4Kbytes in a one second period). 58 KSZ8993M/ML Default 0x01 Default 0x00 Default 0x00 ...
Page 59
... KSZ8993M/ML Default 0x00 Default 0x0 0x0 Default ...
Page 60
... Description = 0, disable auto negotiation, speed and duplex are decided by bit 6 and 5 of the same register auto negotiation forced 100BT disabled (bit forced 10BT disabled (bit 7) 60 KSZ8993M/ML Default Default For port 1, P1ANEN pin value during reset ...
Page 61
... LEDx_1, LEDx_0, where “x” is the port number). These pins will be driven high if this bit is set to one normal operation = 1, disable port’s transmitter = 0, normal operation = 1, restart auto-negotiation = 0, normal operation 61 KSZ8993M/ML Default For port 1, P1DPX pin value during reset. For port 2, P2DPX pin value during reset ...
Page 62
... Description = 1, MDI MDI = 1, AN done = 0, AN not done = 1, link good = 0, link not good = 1, link partner flow control (pause) capable = 0, link partner not flow control (pause) capable 62 KSZ8993M/ML Default 0 Note: Only port 1 supports fiber. This bit is applicable to port 1 only For port 2, ...
Page 63
... KSZ8993M/ML Default Default ...
Page 64
... Register 103 (0x67): TOS Priority Control Register 7 Bit Name R/W 7-0 DSCP[7:0] R/W October 2008 Description Description Description Description Description Description Description Description 64 KSZ8993M/ML Default 0000_0000 Default 0000_0000 Default 0000_0000 Default 0000_0000 Default 0000_0000 Default 0000_0000 Default 0000_0000 Default 0000_0000 M9999-020606 ...
Page 65
... Register 108 (0x6C): MAC Address Register 4 Bit Name R/W 7-0 MACA[15:8] R/W Register 109 (0X6D): MAC Address Register 5 Bit Name R/W 7-0 MACA[7:0] R/W October 2008 Description Description Description Description Description Description 65 KSZ8993M/ML Default 0x00 Default 0x10 Default 0xA1 Default 0xFF Default 0xFF Default 0xFF M9999-020606 ...
Page 66
... Description Bit 7-0 of indirect address Description Bit 68-64 of indirect data Description Bit 63-56 of indirect data Description Bit 55-48 of indirect data Description Bit 47-40 of indirect data Description Bit 39-32 of indirect data 66 KSZ8993M/ML Default 000 Default 0000_0000 Default 0_0000 Default 0000_0000 Default 0000_0000 ...
Page 67
... Registers 121 to 127 are Reserved. Static MAC Address Table The KSZ8993M has both a static and a dynamic MAC address table. When a destination address (DA) lookup is requested, both tables are searched to make a packet forwarding decision. When a SA lookup is requested, only the dynamic table is searched for aging, migration and learning purposes. The static DA lookup result will have precedence over the dynamic DA lookup result ...
Page 68
... R/W 48 bits MAC address nd Entry) th Entry) 68 KSZ8993M/ML Default 000 0x0000_0000_0000 M9999-020606 ...
Page 69
... VID If 802.1Q VLAN mode is enabled, KSZ8993M will assign a VID to every ingress packet. If the packet is untagged or tagged with a null VID, the packet is assigned with the default port VID of the ingress port. If the packet is tagged with non null VID, the VID in the tag will be used. The lookup process will start from the VLAN table lookup ...
Page 70
... Read reg. 120 (7-0) MIB (Management Information Base) Counters The KSZ8993M provides 34 MIB counters per port. These counters are used to monitor the port activity for network management. The MIB counters have two format groups: “Per Port” and “All Port Dropped Packet.” ...
Page 71
... The number of times a collision is detected later than 512 bit-times into the packet Number of PAUSE frames transmitted by a port Tx good broadcast packets (not including error broadcast or valid multicast packets) Tx good multicast packets (not including error multicast packets or valid broadcast packets) Tx good unicast packets 71 KSZ8993M/ML M9999-020606 ...
Page 72
... R/W Description N/A Reserved RO Counter value Description TX packets dropped due to lack of resources TX packets dropped due to lack of resources TX packets dropped due to lack of resources RX packets dropped due to lack of resources RX packets dropped due to lack of resources RX packets dropped due to lack of resources 72 KSZ8993M/ML Default N/A 0 M9999-020606 ...
Page 73
... A high performance SPI master is also recommended to prevent counters overflow. Per Port MIB counters are designed as “read clear.” That is, these counters will be cleared after they are read. “All Port Dropped Packet” MIB counters are not cleared after they are read. October 2008 73 KSZ8993M/ML M9999-020606 ...
Page 74
... DDARX DDIO All Inputs –0.5V to 4.0V All Outputs –0.5V to 4.0V N/A N/A -55°C to 150°C Symbol Min 1.710V DDA DDAP DDC 3.135V DDATX DDARX DDIO θ KSZ8993M/ML Typ Max 1.8V 1.890V 3.3V 3.465V 0°C -40°C 32°C/W M9999-020606 70°C 85°C 125°C ...
Page 75
... Electrical Characteristics V = xx; R =xx 25°C, bold values indicate –40°C< Parameter Supply Current (including TX output driver current, KSZ8993M device only) 100BASE-TX (analog core + PLL + digital core) 100BASE-TX (transceiver + digital I/O) 10BASE-T (analog core + PLL + digital core) 10BASE-T (transceiver + digital I/O) TTL Inputs ...
Page 76
... Peak Differential Output Voltage Jitters Added Rise/Fall Time Note: 1. Specification for packaged product only. October 2008 (1) Symbol Condition 5MHz square wave 100Ω termination on the differential p output. 100Ω termination on the differential output. 76 KSZ8993M/ML Min Typ Max 400mV 2.3V + 3.5ns 25ns M9999-020606 ...
Page 77
... Figure 14. EEPROM Interface Output Timing Diagram Timing Parameter Description Clock cycle t cyc1 Setup time t s1 Hold time t h1 Output valid t ov1 October 2008 Figure 13. EEPROM Interface Input Timing Diagram Min 20 20 4096 Table 20. EEPROM Timing Parameters 77 KSZ8993M/ML Typ Max 16384 4112 4128 M9999-020606 Unit ...
Page 78
... Micrel, Inc. SNI Timing Timing Parameter Description Clock cycle t cyc2 Setup time t s2 Hold time t h2 Output valid t ov2 October 2008 Figure 15. SNI Input Timing Diagram Figure 16. SNI Output Timing Diagram Min Typ 100 Table 21. SNI Timing Parameters 78 KSZ8993M/ML Max Unit M9999-020606 ...
Page 79
... Clock cycle cyc3 100BASE-T tcyc3 (10BASE-T) Clock cycle 10BASE-T Setup time t s3 Hold time t h3 Output valid t ov3 October 2008 Figure 18. MAC-Mode MII Timing – Data Input to MII Min Table 22. MAC-Mode MII Timing Parameters 79 Typ Max Unit 40 ns 400 KSZ8993M/ML M9999-020606 ...
Page 80
... Clock cycle (100BASE-T) 100BASE-T tcyc4 (10BASE-T) Clock cycle 10BASE-T ts4 Setup time th4 Hold time tov4 Output valid October 2008 Figure 20. PHY-Mode MII Timing – Data Input to MII Min Table 23. PHY-Mode MII Timing Parameters 80 Typ Max Unit 40 ns 400 KSZ8993M/ML M9999-020606 ...
Page 81
... SPIS_N active old time SPIS_N inactive setup time SPIS_N deselect time Data input setup time Data input hold time Clock rise time Clock fall time Data input rise time Data input fall time Table 24. SPI Input Timing Parameters 81 KSZ8993M/ML Min Max Units 5 MHz ...
Page 82
... October 2008 Figure 22. SPI Output Timing Description Clock frequency SPIQ hold time Clock low to SPIQ valid Clock high time Clock low time SPIQ rise time SPIQ fall time SPIQ disable time Table 25. SPI Output Timing Parameters 82 KSZ8993M/ML Min Max Units 5 MHz ...
Page 83
... Micrel, Inc. Reset Timing As long as the stable supply voltages to reset high timing (minimum of10ms) are met, there is no power sequencing requirement for the KSZ8993M supply voltages (1.8V, 3.3 recommended to wait 100µsec after the de-assertion of reset before starting programming on the managed interface. ...
Page 84
... CPU/FPGA provides warm reset after power up also recommended to power up the VDD core voltage earlier than VDDIO voltage. At worst case, the both VDD core and VDDIO voltages should come up at the same time. October 2008 Figure 24. Recommended Reset Circuit 84 KSZ8993M/ML M9999-020606 ...
Page 85
... Table 28. Qualified Single Port Magnetics Value 25.00000 ± Table 29. Typical Reference Crystal Characteristics 85 Test Condition 100mV, 100kHz, 8mA 1MHz (min.) 0MHz – 65MHz Auto MDI-X Number of Port Yes 1 Yes 1 Yes 1 Yes 1 Yes 1 Yes 1 Yes 1 Yes 1 Yes 1 Units MHz ppm pF Ω KSZ8993M/ML M9999-020606 ...
Page 86
... A Purchaser’s use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser’s own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale. October 2008 128-Pin PQFP Package FAX: +1 (408) 474 1000 WEB: http:/www.micrel.com © 2003 Micrel, Incorporated. 86 KSZ8993M/ML M9999-020606 ...