IDT89HPES3T3ZBNQG IDT, Integrated Device Technology Inc, IDT89HPES3T3ZBNQG Datasheet - Page 8

no-image

IDT89HPES3T3ZBNQG

Manufacturer Part Number
IDT89HPES3T3ZBNQG
Description
IC PCI SW 3LANE 3PORT 132-VFQFPN
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet

Specifications of IDT89HPES3T3ZBNQG

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
89HPES3T3ZBNQG

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT89HPES3T3ZBNQG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT89HPES3T3ZBNQG8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
System Clock Parameters
AC Timing Characteristics
IDT 89HPES3T3 Data Sheet
Values based on systems running at recommended supply voltages and operating temperatures, as shown in Tables 12 and 13.
PEREFCLK
Refclk
Refclk
T
V
T
1.
2.
3.
PCIe Transmit
UI
T
T
MAX-JITTER
T
T
T
IDLE
T
DATA
T
T
PCIe Receive
UI
T
T
MAX JITTER
T
ENTER TIME
T
R
jitter
SW
1.
Parameter
TX-EYE
TX-EYE-MEDIAN-to-
TX-RISE,
TX- IDLE-MIN
TX-IDLE-SET-TO-
TX-IDLE-TO-DIFF-
TX-SKEW
BTEn
RX-EYE (with jitter)
RX-EYE-MEDIUM TO
RX-IDLE-DET-DIFF-
RX-SKEW
, T
ClkIn must be AC coupled. Use 0.01 — 0.1 µF ceramic capacitors.
RCUI (Reference Clock Unit Interval) refers to the reference clock period.
AC coupling required.
Parameter
Minimum, Typical, and Maximum values meet the requirements under PCI Specification 1.1
F
FREQ
DC
1
T
TX-FALL
Input reference clock frequency range
Duty cycle of input clock
Rise/Fall time of input clocks
Differential input voltage swing
Input clock jitter (cycle-to-cycle)
Unit Interval
Minimum Tx Eye Width
Maximum time between the jitter median and maximum
deviation from the median
D+ / D- Tx output rise/fall time
Minimum time in idle
Maximum time to transition to a valid Idle after sending
an Idle ordered set
Maximum time to transition from valid idle to diff data
Transmitter data skew between any 2 lanes
Time from asserting Beacon TxEn to beacon being trans-
mitted on the lane
Unit Interval
Minimum Receiver Eye Width (jitter tolerance)
Max time between jitter median & max deviation
Unexpected Idle Enter Detect Threshold Integration Time
Lane to lane input skew
Description
Description
Table 9 PCIe AC Timing Characteristics
3
Table 8 Input Clock Requirements
8 of 31
Min
399.88
399.88
Min
100
0.6
0.7
0.4
40
50
50
1
Typical
Typical
400
500
400
90
30
50
.9
1
0.2*RCUI
Max
400.12
400.12
Max
1300
0.15
0.3
125
20
10
20
80
20
1.6
60
1
October 8, 2010
Units
Unit
RCUI
ms
MHz
ps
UI
UI
ps
UI
UI
UI
ps
ns
ps
UI
UI
ns
ps
%
V
2

Related parts for IDT89HPES3T3ZBNQG