ADC11C170LFEBC National Semiconductor, ADC11C170LFEBC Datasheet

no-image

ADC11C170LFEBC

Manufacturer Part Number
ADC11C170LFEBC
Description
BOARD EVAL FOR ADC11C170
Manufacturer
National Semiconductor
Datasheet

Specifications of ADC11C170LFEBC

Number Of Adc's
1
Number Of Bits
11
Sampling Rate (per Second)
170M
Inputs Per Adc
1 Differential
Power (typ) @ Conditions
747mW @ 170MSPS
Voltage Supply Source
Analog and Digital
Operating Temperature
-40°C ~ 85°C
Utilized Ic / Part
ADC11C170
Lead Free Status / RoHS Status
Not applicable / Not applicable
© 2009 National Semiconductor Corporation
11-Bit, 170 MSPS, 1.1 GHz Bandwidth A/D Converter with
CMOS Outputs
General Description
The ADC11C170 is a high-performance CMOS analog-to-
digital converter capable of converting analog input signals
into 11-Bit digital words at rates up to 170 Mega Samples Per
Second (MSPS). This converter uses a differential, pipelined
architecture with digital error correction and an on-chip sam-
ple-and-hold circuit to minimize power consumption and the
external component count, while providing excellent dynamic
performance. A unique sample-and-hold stage yields a full-
power bandwidth of 1.1 GHz. The ADC11C170 operates from
dual +3.3V and +1.8V power supplies and consumes 747 mW
of power at 170 MSPS.
The separate +1.8V supply for the digital output interface al-
lows lower power operation with reduced noise. A power-
down feature reduces the power consumption to 5 mW while
still allowing fast wake-up time to full operation. In addition
there is a sleep feature which consumes 50 mW of power and
has a faster wake-up time.
The differential inputs provide a full scale differential input
swing equal to 2 times the reference voltage. A stable 1.0V
internal voltage reference is provided, or the ADC11C170 can
be operated with an external reference.
Clock mode (differential versus single-ended) and output data
format (offset binary versus 2's complement) are pin-se-
lectable. A duty cycle stabilizer maintains performance over
a wide range of input clock duty cycles.
The ADC11C170 is pin compatible with the ADC11C125, AD-
C12C170, and ADC14155.
It is available in a 48-lead LLP package and operates over the
industrial temperature range of −40°C to +85°C.
Block Diagram
300190
ADC11C170
Features
Key Specifications
Applications
1.1 GHz Full Power Bandwidth
Internal sample-and-hold circuit
Low power consumption
Internal precision 1.0V reference
Single-ended or Differential clock modes
Clock Duty Cycle Stabilizer
Dual +3.3V and +1.8V supply operation (+/- 10%)
Power-down and Sleep modes
Offset binary or 2's complement output data format
Pin-compatible: ADC14155, ADC12C170, ADC11C125
48-pin LLP package, (7x7x0.8mm, 0.5mm pin-pitch)
Resolution
Conversion Rate
SNR (f
SFDR (f
ENOB (f
Full Power Bandwidth
Power Consumption
High IF Sampling Receivers
Wireless Base Station Receivers
Power Amplifier Linearization
Multi-carrier, Multi-mode Receivers
Test and Measurement Equipment
Communications Instrumentation
Radar Systems
IN
IN
IN
= 70 MHz)
= 70 MHz)
= 70 MHz)
30019002
65.1 dBFS (typ)
85.4 dBFS (typ)
April 28, 2009
www.national.com
10.5 bits (typ)
715 mW (typ)
1.1 GHz (typ)
170 MSPS
11 Bits

Related parts for ADC11C170LFEBC

ADC11C170LFEBC Summary of contents

Page 1

... The ADC11C170 is pin compatible with the ADC11C125, AD- C12C170, and ADC14155 available in a 48-lead LLP package and operates over the industrial temperature range of −40°C to +85°C. Block Diagram © 2009 National Semiconductor Corporation ADC11C170 Features ■ 1.1 GHz Full Power Bandwidth ■ ...

Page 2

Connection Diagram Ordering Information Industrial (−40°C ADC11C170CISQ ADC11C170LFEB ADC11C170HFEB www.national.com ≤ ≤ Package T +85° Pin LLP Evaluation Board (f Evaluation Board (f 2 30019001 <150MHz) IN >150MHz) IN ...

Page 3

Pin Descriptions and Equivalent Circuits Pin No. Symbol ANALOG I − REF Equivalent Circuit Differential analog input pins. The differential full-scale input ...

Page 4

Pin No. Symbol 8 CLK_SEL/DF 7 PD/Sleep 11 CLK+ 12 CLK− DIGITAL I/O 20-24, D0–D10 27-32 33 OVR 34 DRDY 17-19 OGND www.national.com Equivalent Circuit This is a four-state pin controlling the input clock mode and output data format. CLK_SEL/DF ...

Page 5

Pin No. Symbol ANALOG POWER 37 10, 38, 39, 42, 47, AGND Exposed Pad DIGITAL POWER DGND 15, 25 16, 26, 35 DRGND ...

Page 6

... Absolute Maximum Ratings (Notes Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage ( Supply Voltage ( – Voltage on Any Input Pin (Not to exceed 4.2V) Voltage on Any Output Pin (Not to exceed 2.35V) Input Current at Any Pin other ...

Page 7

Converter Electrical Characteristics Unless otherwise specified, the following specifications apply +1.8V, Internal V = +1.0V REF Typical values are for T = 25°C. Boldface limits apply for T A Symbol Parameter STATIC CONVERTER CHARACTERISTICS Resolution ...

Page 8

Dynamic Converter Electrical Characteristics Unless otherwise specified, the following specifications apply +1.8V, Internal V = +1.0V REF Typical values are for T = 25°C. Boldface limits apply for T A Symbol Parameter DYNAMIC CONVERTER CHARACTERISTICS, ...

Page 9

Logic and Power Supply Electrical Characteristics Unless otherwise specified, the following specifications apply +1.8V, Internal V = +1.0V REF Typical values are for T = 25°C. Boldface limits apply for T A Symbol Parameter CLK ...

Page 10

Timing and AC Characteristics Unless otherwise specified, the following specifications apply +1.8V, Internal V = +1.0V REF Typical values are for T = 25°C. Timing measurements are taken at 50% of the signal amplitude. Boldface ...

Page 11

Note 13: Optimum performance will be obtained by keeping the reference input in the 0.9V to 1.1V range. The LM4051CIM3-ADJ (SOT-23 package) is recommended for external reference applications. Note 14 the current consumed by the switching of the ...

Page 12

Specification Definitions APERTURE DELAY is the time after the falling edge of the clock to when the input signal is acquired or held for conver- sion. APERTURE JITTER (APERTURE UNCERTAINTY) is the variation in aperture delay from sample to sample. ...

Page 13

Timing Diagram Transfer Characteristic FIGURE 1. Transfer Characteristic (Offset Binary Format) Output Timing 13 30019009 30019010 www.national.com ...

Page 14

Typical Performance Characteristics, DNL, INL Unless otherwise specified, the following specifications apply +1.8V, Internal V = +1.0V REF Typical values are for T = 25°C. (Notes DNL www.national.com = -1dBFS, AGND ...

Page 15

Typical Performance Characteristics, Dynamic Performance Unless otherwise specified, the following specifications apply +1.8V, Internal V = +1.0V REF CLK Binary Format. Typical values are for T A SNR, SINAD, SFDR vs. f SNR, SINAD, SFDR ...

Page 16

Typical Performance Characteristics, Dynamic Performance Unless otherwise specified, the following specifications apply +1.8V, Internal V = +1.0V REF Binary Format. Typical values are for T SNR, SINAD, SFDR vs. V SNR, SINAD, SFDR vs. Temperature ...

Page 17

Typical Performance Characteristics, Dynamic Performance Unless otherwise specified, the following specifications apply +1.8V, Internal V = +1.0V REF CLK Binary Format. Typical values are for T A Spectral Response @ 70 MHz Input Spectral Response ...

Page 18

Functional Description Operating on dual +3.3V and +1.8V supplies, the AD- C11C170 digitizes a differential analog input signal to 11 bits, using a differential pipelined architecture with error correction circuitry and an on-chip sample-and-hold circuit to ensure maximum performance. The ...

Page 19

− V − REF CM REF V − REF CM REF − ...

Page 20

Control Inputs 2.3.1 Power-Down & Sleep (PD/Sleep) The power-down and sleep modes can be enabled through this three-state input pin. Table 2 shows how to utilize these options. TABLE 2. Power Down/Sleep Selection Table PD Input Voltage Power State ...

Page 21

Adequate bypassing, limiting output capacitance and careful attention to the ground plane will reduce this problem. Additionally, bus capacitance beyond the specified 5 pF/pin will ...

Page 22

www.national.com 22 ...

Page 23

POWER SUPPLY CONSIDERATIONS The power supply pins should be bypassed with a 0.1 µF ca- pacitor and with a 0.01 µF ceramic chip capacitor close to each power pin. Leadless chip capacitors are preferred be- cause they have low ...

Page 24

Physical Dimensions www.national.com inches (millimeters) unless otherwise noted 48-Lead LLP Package Ordering Number ADC11C170CISQ NS Package Number SQA48A 24 ...

Page 25

Notes 25 www.national.com ...

Page 26

... For more National Semiconductor product information and proven design tools, visit the following Web sites at: Products Amplifiers www.national.com/amplifiers Audio www.national.com/audio Clock and Timing www.national.com/timing Data Converters www.national.com/adc Interface www.national.com/interface LVDS www.national.com/lvds Power Management www.national.com/power Switching Regulators www.national.com/switchers LDOs www.national.com/ldo LED Lighting www ...

Related keywords