LP55281RLEV National Semiconductor, LP55281RLEV Datasheet - Page 22

• Manufacturer Part Number: LP55281RLEV
• Description: BOARD EVAL FOR LP5528 RGB DRIVER
• Manufacturer: National Semiconductor
• Series: PowerWise®r

Specifications of LP55281RLEV

• Current - Output / Channel: 400mA
• Outputs And Type: 12, Non-Isolated
• Voltage - Output: 5.3V
• Features: USB Interface
• Voltage - Input: 2.7 ~ 5.5V
• Utilized Ic / Part: LP55281
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

www.national.com
"negative acknowledge" still includes the acknowledge clock
pulse (generated by the master), but the SDA line is not pulled
down.
Addressing Transfer Formats
Each device on the bus has a unique slave address. The
LP55281 operates as a slave device with 7-bit address.
LP55281 I
choices. The LP55281 address is 4Ch (SI/A0 = 0) or 4Dh
(SI/A0 = 1) as selected with SI/A0 pin. If eighth bit is used
for programming, the 8
Before any data is transmitted, the master transmits the ad-
dress of the slave being addressed. The slave device should
send an acknowledge signal on the SDA line, once it recog-
nizes its address.
The slave address is the first seven bits after a Start Condi-
tion. The direction of the data transfer (R/W) depends on the
bit sent after the slave address (the eighth bit).
When the slave address is sent, each device in the system
compares this slave address with its own. If there is a match,
the device considers itself addressed and sends an acknowl-
edge signal. Depending upon the state of the R/W bit (1 for
read, 0 for write), the device acts as a transmitter or a receiver.
Control Register Write Cycle
•
•
•
•
•
•
•
•
Master device generates start condition
Master device sends slave address (7 bits) and the data
direction bit (r/w=0).
Slave device sends acknowledge signal if the slave
address is correct.
Master sends control register address (8 bits).
Slave sends acknowledge signal.
Master sends data byte to be written to the addressed
register.
Slave sends acknowledge signal.
If master will send further data bytes, the control register
address will be incremented by one after acknowledge
signal
2
C address is pin selectable from two different
I
2
C Device Address
th
bit is 1 for read and 0 for write.
Register Read Format
20201151
22
•
Control Register Read Cycle
•
•
•
•
•
•
•
•
•
•
•
< > Data from master, [ ] data from slave
Data Read
Data Write
Write cycle ends when the master creates stop condition.
Master device generates a start condition.
Master device sends slave address (7 bits) and the data
direction bit (r/w=0).
Slave device sends acknowledge signal if the slave
address is correct.
Master sends control register address (8 bits).
Slave sends acknowledge signal.
Master device generates repeated start condition.
Master sends the slave address (7 bits) and the data
direction bit (r/w=1).
Slave sends acknowledge signal if the slave address is
correct.
Slave sends data byte from addressed register.
If the master device sends acknowledge signal, the control
register address will be incremented by one. Slave device
sends data byte from addressed register.
Read cycle ends when the master does not generate
acknowledge signal after data byte and generates stop
condition.
Address Mode
<Start Condition>
<Slave Address><r/w = 0>[Ack]
<Register Address>[Ack]
<Repeated Start Condition>
<Slave Address><r/w = 1>[Ack]
[Register Data]<Ack or NAck>
...additional reads from subsequent
register address possible
<Stop Condition>
<Start Condition>
<Slave Address><r/w = 0>[Ack]
<Register Address>[Ack]
<Register Data>[Ack]
...additional writes to subsequent
register address possible
<Stop Condition>
20201194