PIC12F635-I/MD Microchip Technology, PIC12F635-I/MD Datasheet - Page 123

no-image

PIC12F635-I/MD

Manufacturer Part Number
PIC12F635-I/MD
Description
IC PIC MCU FLASH 1KX14 8DFN
Manufacturer
Microchip Technology
Series
PIC® 12Fr
Datasheets

Specifications of PIC12F635-I/MD

Core Size
8-Bit
Program Memory Size
1.75KB (1K x 14)
Core Processor
PIC
Speed
20MHz
Peripherals
Brown-out Detect/Reset, POR, WDT
Number Of I /o
5
Program Memory Type
FLASH
Eeprom Size
128 x 8
Ram Size
64 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
8-DFN
Controller Family/series
PIC12
No. Of I/o's
6
Eeprom Memory Size
128Byte
Ram Memory Size
64Byte
Cpu Speed
20MHz
No. Of Timers
2
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
AC164326 - MODULA SKT PM3 20QFNXLT08DFN2 - SOCKET TRANSITION ICE 14DIP/8DFNAC162057 - MPLAB ICD 2 HEADER 14DIPXLT08DFN - SOCKET TRANSITION ICE 8DFN
Data Converters
-
Connectivity
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC12F635-I/MD
0
11.32.2
The circuit executes 8 SPI commands from the MCU.
The command structure is:
Command (3 bits) + Configuration Address (4 bits) +
Data Byte and Row Parity Bit received by the AFE Most
Significant bit first. Table 11-5 shows the available SPI
commands.
TABLE 11-5:
© 2007 Microchip Technology Inc.
Command only – Address and Data are “Don’t Care”, but need to be clocked in regardless.
Read Command – Data will be read from the specified register address.
Write Command – Data will be written to the specified register address.
Command Address
Note:
000
001
010
011
100
101
110
111
COMMAND
DECODER/CONTROLLER
‘P’ denotes the row parity bit (odd parity) for the respective data byte.
XXXX
XXXX
XXXX
XXXX
XXXX
XXXX
0000
0001
0010
0011
0100
0101
0110
0111
0000
0001
0010
0011
0100
0101
0110
0111
SPI COMMANDS (AFE)
Column Parity
Column Parity
Config Byte 0
Config Byte 1
Config Byte 2
Config Byte 3
Config Byte 4
Config Byte 5
Config Byte 0
Config Byte 1
Config Byte 2
Config Byte 3
Config Byte 4
Config Byte 5
XXXX XXXX
XXXX XXXX
XXXX XXXX
XXXX XXXX
XXXX XXXX
XXXX XXXX
AFE Status
Not Used
Data
Parity
Row
X
X
X
X
X
X
P
P
P
P
P
P
P
X
P
P
P
P
P
P
P
X
PIC12F635/PIC16F636/639
Clamp on – enable modulation circuit
Clamp off – disable modulation circuit
Enter Sleep mode (any other command wakes the AFE)
AGC Preserve On – to temporarily preserve the current AGC level
AGC Preserve Off – AGC again tracks strongest input signal
Soft Reset – resets various circuit blocks
General – options that may change during normal operation
LCX antenna tuning and LFDATA output format
LCY antenna tuning
LCZ antenna tuning
LCX and LCY sensitivity reduction
LCZ sensitivity reduction and modulation depth
Column parity byte for Config Byte 0 -> Config Byte 5
AFE status – parity error, which input is active, etc.
General – options that may change during normal operation
LCX antenna tuning and LFDATA output format
LCY antenna tuning
LCZ antenna tuning
LCX and LCY sensitivity reduction
LCZ sensitivity reduction and modulation depth
Column parity byte for Config Byte 0 -> Config Byte 5
Register is readable, but not writable
The AFE operates in SPI mode 0,0. In mode 0,0 the
clock idles in the low state (Figure 11-19). SDI data is
loaded into the AFE on the rising edge of SCLK and
SDO data is clocked out on the falling edge of SCLK.
There must be multiples of 16 clocks (SCLK) while CS
is low or commands will abort.
Description
DS41232D-page 121

Related parts for PIC12F635-I/MD