ATTINY24V-10PU Atmel, ATTINY24V-10PU Datasheet - Page 119
ATTINY24V-10PU
Manufacturer Part Number
ATTINY24V-10PU
Description
IC MCU AVR 2K FLASH 10MHZ 14-DIP
Manufacturer
Atmel
Series
AVR® ATtinyr
Specifications of ATTINY24V-10PU
Core Processor
AVR
Core Size
8-Bit
Speed
10MHz
Connectivity
USI
Peripherals
Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number Of I /o
12
Program Memory Size
2KB (1K x 16)
Program Memory Type
FLASH
Eeprom Size
128 x 8
Ram Size
128 x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
14-DIP (0.300", 7.62mm)
Processor Series
ATTINY2x
Core
AVR8
Data Bus Width
8 bit
Data Ram Size
128 B
Interface Type
SPI
Maximum Clock Frequency
10 MHz
Number Of Programmable I/os
12
Number Of Timers
2
Operating Supply Voltage
1.8 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
Through Hole
Minimum Operating Temperature
- 40 C
On-chip Adc
8-ch x 10-bit
Cpu Family
ATtiny
Device Core
AVR
Device Core Size
8b
Frequency (max)
10MHz
Total Internal Ram Size
128Byte
# I/os (max)
12
Number Of Timers - General Purpose
2
Operating Supply Voltage (typ)
2.5/3.3/5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
1.8V
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Through Hole
Pin Count
14
Package Type
PDIP
Package
14PDIP
Family Name
ATtiny
Maximum Speed
10 MHz
For Use With
ATSTK600-DIP40 - STK600 SOCKET/ADAPTER 40-PDIP770-1007 - ISP 4PORT ATMEL AVR MCU SPI/JTAGATAVRISP2 - PROGRAMMER AVR IN SYSTEMATSTK505 - ADAPTER KIT FOR 14PIN AVR MCU
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
- Current page: 119 of 238
- Download datasheet (5Mb)
14.3.2
8006K–AVR–10/10
SPI Master Operation Example
Figure 14-3. Three-wire Mode, Timing Diagram
The three-wire mode timing is shown in
erence. One bit is shifted into the USI Data Register (USIDR) for each of these cycles. The
USCK timing is shown for both external clock modes. In external clock mode 0 (USICS0 = 0), DI
is sampled at positive edges, and DO is changed (USI Data Register is shifted by one) at nega-
tive edges. In external clock mode 1 (USICS0 = 1) the opposite edges with respect to mode 0
are used. In other words, data is sampled at negative and output is changed at positive edges.
The USI clock modes corresponds to the SPI data mode 0 and 1.
Referring to the timing diagram
The following code demonstrates how to use the USI module as a SPI Master:
CYCLE
1. The slave and master devices set up their data outputs and, depending on the protocol
2. The master software generates a clock pulse by toggling the USCK line twice (C and
3. Step 2. is repeated eight times for a complete register (byte) transfer.
4. After eight clock pulses (i.e., 16 clock edges) the counter will overflow and indicate that
USCK
USCK
SPITransfer:
DO
DI
used, enable their output drivers (mark A and B). The output is set up by writing the
data to be transmitted to the USI Data Register. The output is enabled by setting the
corresponding bit in the Data Direction Register of Port A. Note that there is not a pre-
ferred order of points A and B in the figure, but both must be at least one half USCK
cycle before point C, where the data is sampled. This is in order to ensure that the data
setup requirement is satisfied. The 4-bit counter is reset to zero.
D). The bit values on the data input (DI) pins are sampled by the USI on the first edge
(C), and the data output is changed on the opposite edge (D). The 4-bit counter will
count both edges.
the transfer has been completed. If USI Buffer Registers are not used the data bytes
that have been transferred must now be processed before a new transfer can be initi-
ated. The overflow interrupt will wake up the processor if it is set to Idle mode.
Depending on the protocol used the slave device can now set its output to high
impedance.
out
ldi
out
ldi
( Reference )
A
USIDR,r16
r16,(1<<USIOIF)
USISR,r16
r17,(1<<USIWM0)|(1<<USICS1)|(1<<USICLK)|(1<<USITC)
B
MSB
MSB
C
1
D
2
6
6
(Figure
3
5
5
14-3), a bus transfer involves the following steps:
Figure 14-3
4
4
4
At the top of the figure is a USCK cycle ref-
5
3
3
6
2
2
ATtiny24/44/84
7
1
1
LSB
LSB
8
E
119
Related parts for ATTINY24V-10PU
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IC MCU AVR 2K FLASH 10MHZ 20-QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC MCU AVR 2K FLASH 10MHZ 14SOIC
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU AVR 2KB FLASH 10MHZ 14SOIC
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU AVR 2KB FLASH 10MHZ 20QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
8-bit Avr Microcontroller With 2/4/8k Bytes Insystem Programmable Flash
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
8-bit Microcontrollers - MCU Microcontroller
Manufacturer:
Atmel
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
Part Number:
Description:
IC MCU AVR 2K FLASH 20MHZ 20-QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC MCU AVR 2K FLASH 20MHZ 14SOIC
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU AVR 2K FLASH 15MHZ 20-QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC MCU AVR 2K FLASH 20MHZ 14-DIP
Manufacturer:
Atmel
Datasheet: